Loading…
TM-FAR: Turn-Model based Fully Adaptive Routing for Networks on Chip
A novel Turn-Model based Fully-Adaptive-Routing (TM-FAR) algorithm is proposed for Networks-on-Chip (NoC). TM-FAR retains the deadlock-free property of traditional turn-model based routing algorithms (e.g., XY, Odd-Even), while alleviating restrictions on turn and path selections. Just like the curr...
Saved in:
Main Authors: | , , , |
---|---|
Format: | Conference Proceeding |
Language: | English |
Subjects: | |
Online Access: | Request full text |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
cited_by | |
---|---|
cites | |
container_end_page | 24 |
container_issue | |
container_start_page | 19 |
container_title | |
container_volume | |
creator | Wen-Chung Tsai Kuo-Chih Chu Sao-Jie Chen Yu-Hen Hu |
description | A novel Turn-Model based Fully-Adaptive-Routing (TM-FAR) algorithm is proposed for Networks-on-Chip (NoC). TM-FAR retains the deadlock-free property of traditional turn-model based routing algorithms (e.g., XY, Odd-Even), while alleviating restrictions on turn and path selections. Just like the current Virtual-Channel based Fully-Adaptive-Routing (VC-FAR) algorithm, TM-FAR allows full exploitation of all available minimal paths, yet TM-FAR does not use virtual channels. This fully adaptive routing capability of TM-FAR promises improved routing adaptivity and enhanced level of fault-tolerance. Preliminary experimental results indicate that the TM-FAR achieves an averaged delay reduction of 30.08% and a throughput rate increase of 4.54% compared to the state-of-the-art NoC routing algorithm based on the Odd-Even turn model. |
doi_str_mv | 10.1109/VLSISOC.2010.5642629 |
format | conference_proceeding |
fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5642629</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5642629</ieee_id><sourcerecordid>5642629</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-c296a51bf0f740e27e3a8138eff1134a733b70af5e1a8152f00008e98de45d283</originalsourceid><addsrcrecordid>eNotkE1OwzAUhI0AiVJyAlj4Ain2sx077KLQQKWUSm1gWznkGQIhqfID6u0JIrMZzbcYjYaQG84WnLPw9iXdrXabeAFsJCqQEEB4Qi65BCkDqVlwSrxQmykHIZyRGQiQvpECLojXdR9slAItuJyR-2ztJ9H2jmZDW_vrpsCK5rbDgiZDVR1pVNhDX34j3TZDX9Zv1DUtfcL-p2k_O9rUNH4vD1fk3NmqQ2_yOXlOlln86Kebh1UcpX7Jter9VwgDq3jumNOSIWgU1nBh0DnOhbRaiFwz6xTykStwf0MNhqZAqQowYk6u_3tLRNwf2vLLtsf9dIL4BRKVTJ4</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>TM-FAR: Turn-Model based Fully Adaptive Routing for Networks on Chip</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Wen-Chung Tsai ; Kuo-Chih Chu ; Sao-Jie Chen ; Yu-Hen Hu</creator><creatorcontrib>Wen-Chung Tsai ; Kuo-Chih Chu ; Sao-Jie Chen ; Yu-Hen Hu</creatorcontrib><description>A novel Turn-Model based Fully-Adaptive-Routing (TM-FAR) algorithm is proposed for Networks-on-Chip (NoC). TM-FAR retains the deadlock-free property of traditional turn-model based routing algorithms (e.g., XY, Odd-Even), while alleviating restrictions on turn and path selections. Just like the current Virtual-Channel based Fully-Adaptive-Routing (VC-FAR) algorithm, TM-FAR allows full exploitation of all available minimal paths, yet TM-FAR does not use virtual channels. This fully adaptive routing capability of TM-FAR promises improved routing adaptivity and enhanced level of fault-tolerance. Preliminary experimental results indicate that the TM-FAR achieves an averaged delay reduction of 30.08% and a throughput rate increase of 4.54% compared to the state-of-the-art NoC routing algorithm based on the Odd-Even turn model.</description><identifier>ISSN: 2324-8432</identifier><identifier>ISBN: 9781424464692</identifier><identifier>ISBN: 1424464692</identifier><identifier>EISBN: 1424464706</identifier><identifier>EISBN: 9781424464708</identifier><identifier>EISBN: 1424464714</identifier><identifier>EISBN: 9781424464715</identifier><identifier>DOI: 10.1109/VLSISOC.2010.5642629</identifier><language>eng</language><publisher>IEEE</publisher><subject>Adaptation model ; Algorithm design and analysis ; Delay ; NoC ; Routing ; Routing Algorithm ; SoC ; System recovery ; System-on-a-chip ; Throughput ; Turn Model</subject><ispartof>2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip, 2010, p.19-24</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5642629$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54555,54920,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5642629$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Wen-Chung Tsai</creatorcontrib><creatorcontrib>Kuo-Chih Chu</creatorcontrib><creatorcontrib>Sao-Jie Chen</creatorcontrib><creatorcontrib>Yu-Hen Hu</creatorcontrib><title>TM-FAR: Turn-Model based Fully Adaptive Routing for Networks on Chip</title><title>2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip</title><addtitle>VLSISOC</addtitle><description>A novel Turn-Model based Fully-Adaptive-Routing (TM-FAR) algorithm is proposed for Networks-on-Chip (NoC). TM-FAR retains the deadlock-free property of traditional turn-model based routing algorithms (e.g., XY, Odd-Even), while alleviating restrictions on turn and path selections. Just like the current Virtual-Channel based Fully-Adaptive-Routing (VC-FAR) algorithm, TM-FAR allows full exploitation of all available minimal paths, yet TM-FAR does not use virtual channels. This fully adaptive routing capability of TM-FAR promises improved routing adaptivity and enhanced level of fault-tolerance. Preliminary experimental results indicate that the TM-FAR achieves an averaged delay reduction of 30.08% and a throughput rate increase of 4.54% compared to the state-of-the-art NoC routing algorithm based on the Odd-Even turn model.</description><subject>Adaptation model</subject><subject>Algorithm design and analysis</subject><subject>Delay</subject><subject>NoC</subject><subject>Routing</subject><subject>Routing Algorithm</subject><subject>SoC</subject><subject>System recovery</subject><subject>System-on-a-chip</subject><subject>Throughput</subject><subject>Turn Model</subject><issn>2324-8432</issn><isbn>9781424464692</isbn><isbn>1424464692</isbn><isbn>1424464706</isbn><isbn>9781424464708</isbn><isbn>1424464714</isbn><isbn>9781424464715</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2010</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotkE1OwzAUhI0AiVJyAlj4Ain2sx077KLQQKWUSm1gWznkGQIhqfID6u0JIrMZzbcYjYaQG84WnLPw9iXdrXabeAFsJCqQEEB4Qi65BCkDqVlwSrxQmykHIZyRGQiQvpECLojXdR9slAItuJyR-2ztJ9H2jmZDW_vrpsCK5rbDgiZDVR1pVNhDX34j3TZDX9Zv1DUtfcL-p2k_O9rUNH4vD1fk3NmqQ2_yOXlOlln86Kebh1UcpX7Jter9VwgDq3jumNOSIWgU1nBh0DnOhbRaiFwz6xTykStwf0MNhqZAqQowYk6u_3tLRNwf2vLLtsf9dIL4BRKVTJ4</recordid><startdate>201009</startdate><enddate>201009</enddate><creator>Wen-Chung Tsai</creator><creator>Kuo-Chih Chu</creator><creator>Sao-Jie Chen</creator><creator>Yu-Hen Hu</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201009</creationdate><title>TM-FAR: Turn-Model based Fully Adaptive Routing for Networks on Chip</title><author>Wen-Chung Tsai ; Kuo-Chih Chu ; Sao-Jie Chen ; Yu-Hen Hu</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-c296a51bf0f740e27e3a8138eff1134a733b70af5e1a8152f00008e98de45d283</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2010</creationdate><topic>Adaptation model</topic><topic>Algorithm design and analysis</topic><topic>Delay</topic><topic>NoC</topic><topic>Routing</topic><topic>Routing Algorithm</topic><topic>SoC</topic><topic>System recovery</topic><topic>System-on-a-chip</topic><topic>Throughput</topic><topic>Turn Model</topic><toplevel>online_resources</toplevel><creatorcontrib>Wen-Chung Tsai</creatorcontrib><creatorcontrib>Kuo-Chih Chu</creatorcontrib><creatorcontrib>Sao-Jie Chen</creatorcontrib><creatorcontrib>Yu-Hen Hu</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Xplore</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Wen-Chung Tsai</au><au>Kuo-Chih Chu</au><au>Sao-Jie Chen</au><au>Yu-Hen Hu</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>TM-FAR: Turn-Model based Fully Adaptive Routing for Networks on Chip</atitle><btitle>2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip</btitle><stitle>VLSISOC</stitle><date>2010-09</date><risdate>2010</risdate><spage>19</spage><epage>24</epage><pages>19-24</pages><issn>2324-8432</issn><isbn>9781424464692</isbn><isbn>1424464692</isbn><eisbn>1424464706</eisbn><eisbn>9781424464708</eisbn><eisbn>1424464714</eisbn><eisbn>9781424464715</eisbn><abstract>A novel Turn-Model based Fully-Adaptive-Routing (TM-FAR) algorithm is proposed for Networks-on-Chip (NoC). TM-FAR retains the deadlock-free property of traditional turn-model based routing algorithms (e.g., XY, Odd-Even), while alleviating restrictions on turn and path selections. Just like the current Virtual-Channel based Fully-Adaptive-Routing (VC-FAR) algorithm, TM-FAR allows full exploitation of all available minimal paths, yet TM-FAR does not use virtual channels. This fully adaptive routing capability of TM-FAR promises improved routing adaptivity and enhanced level of fault-tolerance. Preliminary experimental results indicate that the TM-FAR achieves an averaged delay reduction of 30.08% and a throughput rate increase of 4.54% compared to the state-of-the-art NoC routing algorithm based on the Odd-Even turn model.</abstract><pub>IEEE</pub><doi>10.1109/VLSISOC.2010.5642629</doi><tpages>6</tpages></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISSN: 2324-8432 |
ispartof | 2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip, 2010, p.19-24 |
issn | 2324-8432 |
language | eng |
recordid | cdi_ieee_primary_5642629 |
source | IEEE Electronic Library (IEL) Conference Proceedings |
subjects | Adaptation model Algorithm design and analysis Delay NoC Routing Routing Algorithm SoC System recovery System-on-a-chip Throughput Turn Model |
title | TM-FAR: Turn-Model based Fully Adaptive Routing for Networks on Chip |
url | http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T09%3A46%3A48IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=TM-FAR:%20Turn-Model%20based%20Fully%20Adaptive%20Routing%20for%20Networks%20on%20Chip&rft.btitle=2010%2018th%20IEEE/IFIP%20International%20Conference%20on%20VLSI%20and%20System-on-Chip&rft.au=Wen-Chung%20Tsai&rft.date=2010-09&rft.spage=19&rft.epage=24&rft.pages=19-24&rft.issn=2324-8432&rft.isbn=9781424464692&rft.isbn_list=1424464692&rft_id=info:doi/10.1109/VLSISOC.2010.5642629&rft.eisbn=1424464706&rft.eisbn_list=9781424464708&rft.eisbn_list=1424464714&rft.eisbn_list=9781424464715&rft_dat=%3Cieee_6IE%3E5642629%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i175t-c296a51bf0f740e27e3a8138eff1134a733b70af5e1a8152f00008e98de45d283%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5642629&rfr_iscdi=true |