Timing and interface communication analysis of H.264/AVC encoder using SystemC model

This work presents a detailed timing and communication analysis for an H.264/AVC video encoder architecture using a SystemC model. The model was described using different abstraction levels in order to evaluate specific characteristics of each component module. The target encoder is defined to be ab...

Full description

Saved in:
Bibliographic Details
Main Authors: Zatt, B, Diniz, C, Agostini, L V, Bampi, S
Format: Conference Proceeding
Language:English
Subjects:
Automatic voltage control
Communication Analysis
Computational modeling
Encoding
H.264/AVC
Modeling
Streaming media
SystemC
Throughput
Timing
Timing Analysis
Unified modeling language
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This work presents a detailed timing and communication analysis for an H.264/AVC video encoder architecture using a SystemC model. The model was described using different abstraction levels in order to evaluate specific characteristics of each component module. The target encoder is defined to be able for H.264/AVC real-time encoding for 1080p video sequences at 30 fps and was modeled as a two-stage macro-pipeline system composed by eight component modules: Macroblock buffer, Intra- and Inter-Frame Predictors, Mode Decision, Forward and Inverse Transforms and Quantization, Reference Memory Write and Entropy Encoder (CAVLC). The bandwidth of each internal connection and of external memory interface was evaluated. The timing behavior and the data dependencies were characterized and summarized in a timing diagram in order to define design constraints and provide an accurate system specification when compared to a H.264/AVC encoder in the literature.
ISSN:2324-8432
DOI:10.1109/VLSISOC.2010.5642666