MOS current mode logic realization of digital arithmetic circuits

In this paper, MOS current mode logic (MCML) and dynamic current mode logic (DyCML) techniques are analyzed and applied to the generation of digital arithmetic circuits. A full adder structure is demonstrated, analyzed and compared with equivalent CMOS, Domino and CPL structures and realized using 0...

Full description

Saved in:
Bibliographic Details
Main Authors: El-Hariry, Y M, Madian, A H
Format: Conference Proceeding
Language:English
Subjects:
Adders
Capacitors
Clocks
CMOS integrated circuits
CORDIC
Current mode logic
Delay
four-bit Multiplier
low power dissipation
Power dissipation
Transistors
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:In this paper, MOS current mode logic (MCML) and dynamic current mode logic (DyCML) techniques are analyzed and applied to the generation of digital arithmetic circuits. A full adder structure is demonstrated, analyzed and compared with equivalent CMOS, Domino and CPL structures and realized using 0.18 μm CMOS technology operating with 1.5 V and -1.5 V supply voltages. Also, a four bit multiplier and a CORDIC block were analyzed and realized using MOS Current Mode Logic. PSPICE simulation results of each realization have been demonstrated.
ISSN:2159-1660
DOI:10.1109/ICM.2010.5696090