A low-power integrated x86-64 and graphics processor for mobile computing devices

• Main Authors: Gutta, S R, Foley, D, Naini, A, Wasmuth, R, Cherepacha, D
• Format: Conference Proceeding
• Language: English
• Subjects: Central Processing Unit; Clocks; Graphics; Graphics processing unit; Memory management; System-on-a-chip; Tiles
• ISSN: 0193-6530; 2376-8606
• DOI: 10.1109/ISSCC.2011.5746314

AMD's first Fusion Accelerated Processor Unit (APU) codenamed "Zacate" combines a pair of x86 CPUs cores codenamed "Bobcat", 1MB L2 Cache, Client Northbridge (CNB), with a DirectX" 11 Radeon™ HD5000 graph ics/multimedia controller on a single die. The CNB provides an interface to a sin gle 64b DDR3 memory channel, which can operate at up to DDR3-1066. The Fusion architecture implements an efficient form of unified memory architecture (UMA) where a portion of system memory is reserved as graphics frame buffer memory. The graphics memory controller (GMC) arbitrates between graphics, video and display memory accesses and presents a well-ordered stream of sys tem memory requests through the CNB over dedicated 256b wide read and write busses. These GMC requests bypass all of the CNB coherency mechanisms allowing for fast direct access to memory and exposing most of the available memory bandwidth (8.53GB/S). Compared to two chip solutions, use of the on die integrated GPU significantly reduces memory latency, improves request ordering, and reduces power The APU supports display formats including VGA, LVDS, Display Port, DVI or HDMI™. A x4 Gen2 PCIe Unified Media Interface (UMI) to an external Fusion Controller Hub (FCH) is supported for system I/O. An additional 4x PCIe Gen2 link supports I/O to external Discrete Graphics chip.