Loading…

Fault tree analysis using stochastic logic: A reliable and high speed computing

Fault tree analysis is a widespread-use approach for analyzing reliability and safety in critical systems. In this paper, a new approach is introduced to analyze fault trees based on stochastic logic. Applying stochastic logic makes it possible to present floating point numbers as bit streams, in wh...

Full description

Saved in:
Bibliographic Details
Main Authors: Aliee, H, Zarandi, H R
Format: Conference Proceeding
Language:English
Subjects:
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 6
container_issue
container_start_page 1
container_title
container_volume
creator Aliee, H
Zarandi, H R
description Fault tree analysis is a widespread-use approach for analyzing reliability and safety in critical systems. In this paper, a new approach is introduced to analyze fault trees based on stochastic logic. Applying stochastic logic makes it possible to present floating point numbers as bit streams, in which the quantity of `1' bits is proportional to the evaluated number. In addition, using stochastic logic-based circuits to analyze fault-trees makes the circuits reliable against possible fau lts in the computation circuitry. Moreover, stochastic logic-based fault-tree analysis is fast, since both static and dynamic fau lt tree gates can be easily mapped to their equivalents in stochastic logic, and then be implemented on hardware. The method is based on Monte Carlo algorithm, in which, the failure rates of basic components of a given system are computed at different time slots. At the next step, the whole system's failure rate could be calculated using the stochastic circuitry implemented on hardware. Repeating the experiments for several time slots, results in the reliability-time plot of the system. The experimental results show that this technique is fast and reliable, with negligible calculation error.
doi_str_mv 10.1109/RAMS.2011.5754466
format conference_proceeding
fullrecord <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_5754466</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5754466</ieee_id><sourcerecordid>5754466</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-9937edebf1669071ee277094c42348a66540a30c4e0df6906bc1d3b264f442793</originalsourceid><addsrcrecordid>eNo1kMtOwzAURM1Loi39AMTGP5By7Vz7xuyqigJSUSUeErvKcW5ao_ShOF307ymirGYxZ0ajEeJWwUgpcPdv49f3kQalRoYMorVnoq9QIxaFsXQuetoQZeBcfiGGjop_j8yl6IFClynEr2vRT-kbAEhb6In51O-bTnYts_Qb3xxSTHKf4mYpU7cNK5-6GGSzXcbwIMey5Sb6svllK7mKy5VMO-ZKhu16t--OqRtxVfsm8fCkA_E5ffyYPGez-dPLZDzLoiLTZceRxBWXtbLWASlmTQQOA-ocC2-tQfA5BGSo6iNhy6CqvNQWa0RNLh-Iu7_eyMyLXRvXvj0sTsfkP7AAUiE</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Fault tree analysis using stochastic logic: A reliable and high speed computing</title><source>IEEE Xplore All Conference Series</source><creator>Aliee, H ; Zarandi, H R</creator><creatorcontrib>Aliee, H ; Zarandi, H R</creatorcontrib><description>Fault tree analysis is a widespread-use approach for analyzing reliability and safety in critical systems. In this paper, a new approach is introduced to analyze fault trees based on stochastic logic. Applying stochastic logic makes it possible to present floating point numbers as bit streams, in which the quantity of `1' bits is proportional to the evaluated number. In addition, using stochastic logic-based circuits to analyze fault-trees makes the circuits reliable against possible fau lts in the computation circuitry. Moreover, stochastic logic-based fault-tree analysis is fast, since both static and dynamic fau lt tree gates can be easily mapped to their equivalents in stochastic logic, and then be implemented on hardware. The method is based on Monte Carlo algorithm, in which, the failure rates of basic components of a given system are computed at different time slots. At the next step, the whole system's failure rate could be calculated using the stochastic circuitry implemented on hardware. Repeating the experiments for several time slots, results in the reliability-time plot of the system. The experimental results show that this technique is fast and reliable, with negligible calculation error.</description><identifier>ISSN: 0149-144X</identifier><identifier>ISBN: 9781424488575</identifier><identifier>ISBN: 1424488575</identifier><identifier>EISSN: 2577-0993</identifier><identifier>EISBN: 1424488567</identifier><identifier>EISBN: 9781424488551</identifier><identifier>EISBN: 1424488559</identifier><identifier>EISBN: 9781424488568</identifier><identifier>DOI: 10.1109/RAMS.2011.5754466</identifier><language>eng</language><publisher>IEEE</publisher><subject>fault tree ; Fault trees ; Logic gates ; Mathematical model ; Monte Carlo methods ; Monte Carlo Simulation ; Reliability ; stochastic logic ; Stochastic processes ; Tunneling magnetoresistance</subject><ispartof>2011 Proceedings - Annual Reliability and Maintainability Symposium, 2011, p.1-6</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5754466$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54555,54920,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5754466$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Aliee, H</creatorcontrib><creatorcontrib>Zarandi, H R</creatorcontrib><title>Fault tree analysis using stochastic logic: A reliable and high speed computing</title><title>2011 Proceedings - Annual Reliability and Maintainability Symposium</title><addtitle>RAMS</addtitle><description>Fault tree analysis is a widespread-use approach for analyzing reliability and safety in critical systems. In this paper, a new approach is introduced to analyze fault trees based on stochastic logic. Applying stochastic logic makes it possible to present floating point numbers as bit streams, in which the quantity of `1' bits is proportional to the evaluated number. In addition, using stochastic logic-based circuits to analyze fault-trees makes the circuits reliable against possible fau lts in the computation circuitry. Moreover, stochastic logic-based fault-tree analysis is fast, since both static and dynamic fau lt tree gates can be easily mapped to their equivalents in stochastic logic, and then be implemented on hardware. The method is based on Monte Carlo algorithm, in which, the failure rates of basic components of a given system are computed at different time slots. At the next step, the whole system's failure rate could be calculated using the stochastic circuitry implemented on hardware. Repeating the experiments for several time slots, results in the reliability-time plot of the system. The experimental results show that this technique is fast and reliable, with negligible calculation error.</description><subject>fault tree</subject><subject>Fault trees</subject><subject>Logic gates</subject><subject>Mathematical model</subject><subject>Monte Carlo methods</subject><subject>Monte Carlo Simulation</subject><subject>Reliability</subject><subject>stochastic logic</subject><subject>Stochastic processes</subject><subject>Tunneling magnetoresistance</subject><issn>0149-144X</issn><issn>2577-0993</issn><isbn>9781424488575</isbn><isbn>1424488575</isbn><isbn>1424488567</isbn><isbn>9781424488551</isbn><isbn>1424488559</isbn><isbn>9781424488568</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2011</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNo1kMtOwzAURM1Loi39AMTGP5By7Vz7xuyqigJSUSUeErvKcW5ao_ShOF307ymirGYxZ0ajEeJWwUgpcPdv49f3kQalRoYMorVnoq9QIxaFsXQuetoQZeBcfiGGjop_j8yl6IFClynEr2vRT-kbAEhb6In51O-bTnYts_Qb3xxSTHKf4mYpU7cNK5-6GGSzXcbwIMey5Sb6svllK7mKy5VMO-ZKhu16t--OqRtxVfsm8fCkA_E5ffyYPGez-dPLZDzLoiLTZceRxBWXtbLWASlmTQQOA-ocC2-tQfA5BGSo6iNhy6CqvNQWa0RNLh-Iu7_eyMyLXRvXvj0sTsfkP7AAUiE</recordid><startdate>201101</startdate><enddate>201101</enddate><creator>Aliee, H</creator><creator>Zarandi, H R</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>201101</creationdate><title>Fault tree analysis using stochastic logic: A reliable and high speed computing</title><author>Aliee, H ; Zarandi, H R</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-9937edebf1669071ee277094c42348a66540a30c4e0df6906bc1d3b264f442793</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2011</creationdate><topic>fault tree</topic><topic>Fault trees</topic><topic>Logic gates</topic><topic>Mathematical model</topic><topic>Monte Carlo methods</topic><topic>Monte Carlo Simulation</topic><topic>Reliability</topic><topic>stochastic logic</topic><topic>Stochastic processes</topic><topic>Tunneling magnetoresistance</topic><toplevel>online_resources</toplevel><creatorcontrib>Aliee, H</creatorcontrib><creatorcontrib>Zarandi, H R</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Xplore</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Aliee, H</au><au>Zarandi, H R</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Fault tree analysis using stochastic logic: A reliable and high speed computing</atitle><btitle>2011 Proceedings - Annual Reliability and Maintainability Symposium</btitle><stitle>RAMS</stitle><date>2011-01</date><risdate>2011</risdate><spage>1</spage><epage>6</epage><pages>1-6</pages><issn>0149-144X</issn><eissn>2577-0993</eissn><isbn>9781424488575</isbn><isbn>1424488575</isbn><eisbn>1424488567</eisbn><eisbn>9781424488551</eisbn><eisbn>1424488559</eisbn><eisbn>9781424488568</eisbn><abstract>Fault tree analysis is a widespread-use approach for analyzing reliability and safety in critical systems. In this paper, a new approach is introduced to analyze fault trees based on stochastic logic. Applying stochastic logic makes it possible to present floating point numbers as bit streams, in which the quantity of `1' bits is proportional to the evaluated number. In addition, using stochastic logic-based circuits to analyze fault-trees makes the circuits reliable against possible fau lts in the computation circuitry. Moreover, stochastic logic-based fault-tree analysis is fast, since both static and dynamic fau lt tree gates can be easily mapped to their equivalents in stochastic logic, and then be implemented on hardware. The method is based on Monte Carlo algorithm, in which, the failure rates of basic components of a given system are computed at different time slots. At the next step, the whole system's failure rate could be calculated using the stochastic circuitry implemented on hardware. Repeating the experiments for several time slots, results in the reliability-time plot of the system. The experimental results show that this technique is fast and reliable, with negligible calculation error.</abstract><pub>IEEE</pub><doi>10.1109/RAMS.2011.5754466</doi><tpages>6</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0149-144X
ispartof 2011 Proceedings - Annual Reliability and Maintainability Symposium, 2011, p.1-6
issn 0149-144X
2577-0993
language eng
recordid cdi_ieee_primary_5754466
source IEEE Xplore All Conference Series
subjects fault tree
Fault trees
Logic gates
Mathematical model
Monte Carlo methods
Monte Carlo Simulation
Reliability
stochastic logic
Stochastic processes
Tunneling magnetoresistance
title Fault tree analysis using stochastic logic: A reliable and high speed computing
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T17%3A44%3A26IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Fault%20tree%20analysis%20using%20stochastic%20logic:%20A%20reliable%20and%20high%20speed%20computing&rft.btitle=2011%20Proceedings%20-%20Annual%20Reliability%20and%20Maintainability%20Symposium&rft.au=Aliee,%20H&rft.date=2011-01&rft.spage=1&rft.epage=6&rft.pages=1-6&rft.issn=0149-144X&rft.eissn=2577-0993&rft.isbn=9781424488575&rft.isbn_list=1424488575&rft_id=info:doi/10.1109/RAMS.2011.5754466&rft.eisbn=1424488567&rft.eisbn_list=9781424488551&rft.eisbn_list=1424488559&rft.eisbn_list=9781424488568&rft_dat=%3Cieee_CHZPO%3E5754466%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i175t-9937edebf1669071ee277094c42348a66540a30c4e0df6906bc1d3b264f442793%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5754466&rfr_iscdi=true