Butterfly and Inverse Butterfly nets integration on Altera NIOS-II embedded processor

The Instruction Set Architecure (ISA) of micro-processors is usually word oriented, so it is not optimized to perform bit level operations. A functional unit oriented to the bit manipulation could accelerate the computation increasing the microprocessor performance in terms of execution time. This w...

Full description

Saved in:
Bibliographic Details
Main Authors: Cardarilli, G C, Di Nunzio, L, Fazzolari, R, Re, M, Lee, R B
Format: Conference Proceeding
Language:English
Subjects:
Acceleration
Computer architecture
Encoding
Hardware
Microprocessors
Registers
Software
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 1283
container_issue
container_start_page 1279
container_title
container_volume
creator Cardarilli, G C
Di Nunzio, L
Fazzolari, R
Re, M
Lee, R B
description The Instruction Set Architecure (ISA) of micro-processors is usually word oriented, so it is not optimized to perform bit level operations. A functional unit oriented to the bit manipulation could accelerate the computation increasing the microprocessor performance in terms of execution time. This work presents the experimental results of the integration between the Bit Manipulation Unit (BMU) described in, and the Altera NIOS-II processor. The BMU, described in VHDL, has been integrated in the processor using the Custom Logic feature and implemented on an Altera-Stratix FPGA.
doi_str_mv 10.1109/ACSSC.2010.5757737
format conference_proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5757737</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5757737</ieee_id><sourcerecordid>5757737</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-ea192eeda753c943705c7eb2e913e174e0c289598709255aa6e98cfa1d5871773</originalsourceid><addsrcrecordid>eNpFkMtqwzAQRdUX1E39A-1GP-BUD8sjLV3ThyE0CzfroFjj4uLYQVIL-fsamtJhYLj3wCwOIXecLTln5qGsmqZaCjZnBQpAwhlJDWieizw3MINzkggFRSYkkxfk5g8IfkkSzpTOCmnkNUlD-GTzFIXRuUjI5vErRvTdcKR2dLQev9EHpP_tiDHQfoz44W3sp5HOWw4ztPStXjdZXVPc79A5dPTgpxZDmPwtuersEDA93QXZPD-9V6_Zav1SV-Uq6zmomKHlRiA6C0q2JpfAVAu4E2i4RA45slZoo4wGZoRS1hZodNtZ7pQGPltYkPvfvz0ibg--31t_3J4MyR_qslVX</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Butterfly and Inverse Butterfly nets integration on Altera NIOS-II embedded processor</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Cardarilli, G C ; Di Nunzio, L ; Fazzolari, R ; Re, M ; Lee, R B</creator><creatorcontrib>Cardarilli, G C ; Di Nunzio, L ; Fazzolari, R ; Re, M ; Lee, R B</creatorcontrib><description>The Instruction Set Architecure (ISA) of micro-processors is usually word oriented, so it is not optimized to perform bit level operations. A functional unit oriented to the bit manipulation could accelerate the computation increasing the microprocessor performance in terms of execution time. This work presents the experimental results of the integration between the Bit Manipulation Unit (BMU) described in, and the Altera NIOS-II processor. The BMU, described in VHDL, has been integrated in the processor using the Custom Logic feature and implemented on an Altera-Stratix FPGA.</description><identifier>ISSN: 1058-6393</identifier><identifier>ISBN: 1424497221</identifier><identifier>ISBN: 9781424497225</identifier><identifier>EISSN: 2576-2303</identifier><identifier>EISBN: 9781424497201</identifier><identifier>EISBN: 1424497213</identifier><identifier>EISBN: 9781424497218</identifier><identifier>EISBN: 1424497205</identifier><identifier>DOI: 10.1109/ACSSC.2010.5757737</identifier><language>eng</language><publisher>IEEE</publisher><subject>Acceleration ; Computer architecture ; Encoding ; Hardware ; Microprocessors ; Registers ; Software</subject><ispartof>2010 Conference Record of the Forty Fourth Asilomar Conference on Signals, Systems and Computers, 2010, p.1279-1283</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5757737$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54555,54920,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5757737$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Cardarilli, G C</creatorcontrib><creatorcontrib>Di Nunzio, L</creatorcontrib><creatorcontrib>Fazzolari, R</creatorcontrib><creatorcontrib>Re, M</creatorcontrib><creatorcontrib>Lee, R B</creatorcontrib><title>Butterfly and Inverse Butterfly nets integration on Altera NIOS-II embedded processor</title><title>2010 Conference Record of the Forty Fourth Asilomar Conference on Signals, Systems and Computers</title><addtitle>ACSSC</addtitle><description>The Instruction Set Architecure (ISA) of micro-processors is usually word oriented, so it is not optimized to perform bit level operations. A functional unit oriented to the bit manipulation could accelerate the computation increasing the microprocessor performance in terms of execution time. This work presents the experimental results of the integration between the Bit Manipulation Unit (BMU) described in, and the Altera NIOS-II processor. The BMU, described in VHDL, has been integrated in the processor using the Custom Logic feature and implemented on an Altera-Stratix FPGA.</description><subject>Acceleration</subject><subject>Computer architecture</subject><subject>Encoding</subject><subject>Hardware</subject><subject>Microprocessors</subject><subject>Registers</subject><subject>Software</subject><issn>1058-6393</issn><issn>2576-2303</issn><isbn>1424497221</isbn><isbn>9781424497225</isbn><isbn>9781424497201</isbn><isbn>1424497213</isbn><isbn>9781424497218</isbn><isbn>1424497205</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2010</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNpFkMtqwzAQRdUX1E39A-1GP-BUD8sjLV3ThyE0CzfroFjj4uLYQVIL-fsamtJhYLj3wCwOIXecLTln5qGsmqZaCjZnBQpAwhlJDWieizw3MINzkggFRSYkkxfk5g8IfkkSzpTOCmnkNUlD-GTzFIXRuUjI5vErRvTdcKR2dLQev9EHpP_tiDHQfoz44W3sp5HOWw4ztPStXjdZXVPc79A5dPTgpxZDmPwtuersEDA93QXZPD-9V6_Zav1SV-Uq6zmomKHlRiA6C0q2JpfAVAu4E2i4RA45slZoo4wGZoRS1hZodNtZ7pQGPltYkPvfvz0ibg--31t_3J4MyR_qslVX</recordid><startdate>201011</startdate><enddate>201011</enddate><creator>Cardarilli, G C</creator><creator>Di Nunzio, L</creator><creator>Fazzolari, R</creator><creator>Re, M</creator><creator>Lee, R B</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>201011</creationdate><title>Butterfly and Inverse Butterfly nets integration on Altera NIOS-II embedded processor</title><author>Cardarilli, G C ; Di Nunzio, L ; Fazzolari, R ; Re, M ; Lee, R B</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-ea192eeda753c943705c7eb2e913e174e0c289598709255aa6e98cfa1d5871773</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2010</creationdate><topic>Acceleration</topic><topic>Computer architecture</topic><topic>Encoding</topic><topic>Hardware</topic><topic>Microprocessors</topic><topic>Registers</topic><topic>Software</topic><toplevel>online_resources</toplevel><creatorcontrib>Cardarilli, G C</creatorcontrib><creatorcontrib>Di Nunzio, L</creatorcontrib><creatorcontrib>Fazzolari, R</creatorcontrib><creatorcontrib>Re, M</creatorcontrib><creatorcontrib>Lee, R B</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Cardarilli, G C</au><au>Di Nunzio, L</au><au>Fazzolari, R</au><au>Re, M</au><au>Lee, R B</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Butterfly and Inverse Butterfly nets integration on Altera NIOS-II embedded processor</atitle><btitle>2010 Conference Record of the Forty Fourth Asilomar Conference on Signals, Systems and Computers</btitle><stitle>ACSSC</stitle><date>2010-11</date><risdate>2010</risdate><spage>1279</spage><epage>1283</epage><pages>1279-1283</pages><issn>1058-6393</issn><eissn>2576-2303</eissn><isbn>1424497221</isbn><isbn>9781424497225</isbn><eisbn>9781424497201</eisbn><eisbn>1424497213</eisbn><eisbn>9781424497218</eisbn><eisbn>1424497205</eisbn><abstract>The Instruction Set Architecure (ISA) of micro-processors is usually word oriented, so it is not optimized to perform bit level operations. A functional unit oriented to the bit manipulation could accelerate the computation increasing the microprocessor performance in terms of execution time. This work presents the experimental results of the integration between the Bit Manipulation Unit (BMU) described in, and the Altera NIOS-II processor. The BMU, described in VHDL, has been integrated in the processor using the Custom Logic feature and implemented on an Altera-Stratix FPGA.</abstract><pub>IEEE</pub><doi>10.1109/ACSSC.2010.5757737</doi><tpages>5</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1058-6393
ispartof 2010 Conference Record of the Forty Fourth Asilomar Conference on Signals, Systems and Computers, 2010, p.1279-1283
issn 1058-6393
2576-2303
language eng
recordid cdi_ieee_primary_5757737
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Acceleration
Computer architecture
Encoding
Hardware
Microprocessors
Registers
Software
title Butterfly and Inverse Butterfly nets integration on Altera NIOS-II embedded processor
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T07%3A25%3A41IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Butterfly%20and%20Inverse%20Butterfly%20nets%20integration%20on%20Altera%20NIOS-II%20embedded%20processor&rft.btitle=2010%20Conference%20Record%20of%20the%20Forty%20Fourth%20Asilomar%20Conference%20on%20Signals,%20Systems%20and%20Computers&rft.au=Cardarilli,%20G%20C&rft.date=2010-11&rft.spage=1279&rft.epage=1283&rft.pages=1279-1283&rft.issn=1058-6393&rft.eissn=2576-2303&rft.isbn=1424497221&rft.isbn_list=9781424497225&rft_id=info:doi/10.1109/ACSSC.2010.5757737&rft.eisbn=9781424497201&rft.eisbn_list=1424497213&rft.eisbn_list=9781424497218&rft.eisbn_list=1424497205&rft_dat=%3Cieee_6IE%3E5757737%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i175t-ea192eeda753c943705c7eb2e913e174e0c289598709255aa6e98cfa1d5871773%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5757737&rfr_iscdi=true