Partitioned bus-invert coding for power consumption optimization of data bus

For VLSI design in deep submicron technology, the bus energy reduction becomes more and more important. In this paper, we modify the bus-invert coding method to maximize the power consumption reduction of data bus. Unlike the conventional scheme in which the whole bus lines are considered for bus-in...

Full description

Saved in:
Bibliographic Details
Main Authors: Junkai Sun, Anping Jiang
Format: Conference Proceeding
Language:eng ; jpn
Subjects:
Bus switching
Capacitance
Coding
Encoding
Hamming distance
Logic gates
Low power
Partitioned Bus-Invert coding
Power demand
Receivers
Switches
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 455
container_issue
container_start_page 452
container_title
container_volume 2
creator Junkai Sun
Anping Jiang
description For VLSI design in deep submicron technology, the bus energy reduction becomes more and more important. In this paper, we modify the bus-invert coding method to maximize the power consumption reduction of data bus. Unlike the conventional scheme in which the whole bus lines are considered for bus-invert coding, our scheme partitions the bus lines into several sub-buses and each partitioned sub-bus is coded independently by bus-invert coding method. For an 8-bit data bus the bus-invert coding method can reduce at least 25% power consumption, while the traditional bus-invert method is 18.75 %.
doi_str_mv 10.1109/ICCRD.2011.5764172
format conference_proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5764172</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5764172</ieee_id><sourcerecordid>5764172</sourcerecordid><originalsourceid>FETCH-LOGICAL-i156t-edbabfe24208cc02615d62359addead10f7f96300dabcdaaa8433c0fe81f94d03</originalsourceid><addsrcrecordid>eNotUM1KxDAYjIigrn0BveQFun5f0qbJUaquCwVF9Lx8bRKJ2B_SrqJPb5ftXIYZZuYwjF0jrBHB3G7L8vV-LQBxnRcqw0KcsMQUGhUKnekMxCm7XIQ0xTlLxvETZiilDeoLVr1QnMIU-s5ZXu_HNHTfLk686W3oPrjvIx_6Hxdnoxv37XBI8n6mNvzRUXhuaaJD-YqdefoaXbLwir0_PryVT2n1vNmWd1UaMFdT6mxNtXciE6CbBoTC3Cohc0PWOrIIvvBGSQBLdWOJSGdSNuCdRm8yC3LFbo67wTm3G2JoKf7ulgPkPyS9UQk</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Partitioned bus-invert coding for power consumption optimization of data bus</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Junkai Sun ; Anping Jiang</creator><creatorcontrib>Junkai Sun ; Anping Jiang</creatorcontrib><description>For VLSI design in deep submicron technology, the bus energy reduction becomes more and more important. In this paper, we modify the bus-invert coding method to maximize the power consumption reduction of data bus. Unlike the conventional scheme in which the whole bus lines are considered for bus-invert coding, our scheme partitions the bus lines into several sub-buses and each partitioned sub-bus is coded independently by bus-invert coding method. For an 8-bit data bus the bus-invert coding method can reduce at least 25% power consumption, while the traditional bus-invert method is 18.75 %.</description><identifier>ISBN: 1612848397</identifier><identifier>ISBN: 9781612848396</identifier><identifier>EISBN: 9781612848402</identifier><identifier>EISBN: 9781612848389</identifier><identifier>EISBN: 1612848400</identifier><identifier>EISBN: 1612848389</identifier><identifier>DOI: 10.1109/ICCRD.2011.5764172</identifier><language>eng ; jpn</language><publisher>IEEE</publisher><subject>Bus switching ; Capacitance ; Coding ; Encoding ; Hamming distance ; Logic gates ; Low power ; Partitioned Bus-Invert coding ; Power demand ; Receivers ; Switches</subject><ispartof>2011 3rd International Conference on Computer Research and Development, 2011, Vol.2, p.452-455</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5764172$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5764172$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Junkai Sun</creatorcontrib><creatorcontrib>Anping Jiang</creatorcontrib><title>Partitioned bus-invert coding for power consumption optimization of data bus</title><title>2011 3rd International Conference on Computer Research and Development</title><addtitle>ICCRD</addtitle><description>For VLSI design in deep submicron technology, the bus energy reduction becomes more and more important. In this paper, we modify the bus-invert coding method to maximize the power consumption reduction of data bus. Unlike the conventional scheme in which the whole bus lines are considered for bus-invert coding, our scheme partitions the bus lines into several sub-buses and each partitioned sub-bus is coded independently by bus-invert coding method. For an 8-bit data bus the bus-invert coding method can reduce at least 25% power consumption, while the traditional bus-invert method is 18.75 %.</description><subject>Bus switching</subject><subject>Capacitance</subject><subject>Coding</subject><subject>Encoding</subject><subject>Hamming distance</subject><subject>Logic gates</subject><subject>Low power</subject><subject>Partitioned Bus-Invert coding</subject><subject>Power demand</subject><subject>Receivers</subject><subject>Switches</subject><isbn>1612848397</isbn><isbn>9781612848396</isbn><isbn>9781612848402</isbn><isbn>9781612848389</isbn><isbn>1612848400</isbn><isbn>1612848389</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2011</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotUM1KxDAYjIigrn0BveQFun5f0qbJUaquCwVF9Lx8bRKJ2B_SrqJPb5ftXIYZZuYwjF0jrBHB3G7L8vV-LQBxnRcqw0KcsMQUGhUKnekMxCm7XIQ0xTlLxvETZiilDeoLVr1QnMIU-s5ZXu_HNHTfLk686W3oPrjvIx_6Hxdnoxv37XBI8n6mNvzRUXhuaaJD-YqdefoaXbLwir0_PryVT2n1vNmWd1UaMFdT6mxNtXciE6CbBoTC3Cohc0PWOrIIvvBGSQBLdWOJSGdSNuCdRm8yC3LFbo67wTm3G2JoKf7ulgPkPyS9UQk</recordid><startdate>201103</startdate><enddate>201103</enddate><creator>Junkai Sun</creator><creator>Anping Jiang</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201103</creationdate><title>Partitioned bus-invert coding for power consumption optimization of data bus</title><author>Junkai Sun ; Anping Jiang</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i156t-edbabfe24208cc02615d62359addead10f7f96300dabcdaaa8433c0fe81f94d03</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng ; jpn</language><creationdate>2011</creationdate><topic>Bus switching</topic><topic>Capacitance</topic><topic>Coding</topic><topic>Encoding</topic><topic>Hamming distance</topic><topic>Logic gates</topic><topic>Low power</topic><topic>Partitioned Bus-Invert coding</topic><topic>Power demand</topic><topic>Receivers</topic><topic>Switches</topic><toplevel>online_resources</toplevel><creatorcontrib>Junkai Sun</creatorcontrib><creatorcontrib>Anping Jiang</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Xplore</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Junkai Sun</au><au>Anping Jiang</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Partitioned bus-invert coding for power consumption optimization of data bus</atitle><btitle>2011 3rd International Conference on Computer Research and Development</btitle><stitle>ICCRD</stitle><date>2011-03</date><risdate>2011</risdate><volume>2</volume><spage>452</spage><epage>455</epage><pages>452-455</pages><isbn>1612848397</isbn><isbn>9781612848396</isbn><eisbn>9781612848402</eisbn><eisbn>9781612848389</eisbn><eisbn>1612848400</eisbn><eisbn>1612848389</eisbn><abstract>For VLSI design in deep submicron technology, the bus energy reduction becomes more and more important. In this paper, we modify the bus-invert coding method to maximize the power consumption reduction of data bus. Unlike the conventional scheme in which the whole bus lines are considered for bus-invert coding, our scheme partitions the bus lines into several sub-buses and each partitioned sub-bus is coded independently by bus-invert coding method. For an 8-bit data bus the bus-invert coding method can reduce at least 25% power consumption, while the traditional bus-invert method is 18.75 %.</abstract><pub>IEEE</pub><doi>10.1109/ICCRD.2011.5764172</doi><tpages>4</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 1612848397
ispartof 2011 3rd International Conference on Computer Research and Development, 2011, Vol.2, p.452-455
issn
language eng ; jpn
recordid cdi_ieee_primary_5764172
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Bus switching
Capacitance
Coding
Encoding
Hamming distance
Logic gates
Low power
Partitioned Bus-Invert coding
Power demand
Receivers
Switches
title Partitioned bus-invert coding for power consumption optimization of data bus
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-03T22%3A43%3A47IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Partitioned%20bus-invert%20coding%20for%20power%20consumption%20optimization%20of%20data%20bus&rft.btitle=2011%203rd%20International%20Conference%20on%20Computer%20Research%20and%20Development&rft.au=Junkai%20Sun&rft.date=2011-03&rft.volume=2&rft.spage=452&rft.epage=455&rft.pages=452-455&rft.isbn=1612848397&rft.isbn_list=9781612848396&rft_id=info:doi/10.1109/ICCRD.2011.5764172&rft.eisbn=9781612848402&rft.eisbn_list=9781612848389&rft.eisbn_list=1612848400&rft.eisbn_list=1612848389&rft_dat=%3Cieee_6IE%3E5764172%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i156t-edbabfe24208cc02615d62359addead10f7f96300dabcdaaa8433c0fe81f94d03%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5764172&rfr_iscdi=true