A 4.8-Gb/s mixed-mode CMOS QPSK demodulator for 60-GHz wireless personal area networks

A mixed-mode QPSK demodulator for 60-GHz wireless personal area network application is demonstrated. The prototype chip realized by 60-nm CMOS process can demodulate up to 4.8-Gb/s QPSK signals at 4.8-GHz carrier frequency. At this carrier frequency, the demodulator core consumes 54 mW from 1.2-V po...

Full description

Saved in:
Bibliographic Details
Main Authors: Duho Kim, Minsu Ko, Kwang-Chun Choi, Woo-Young Choi
Format: Conference Proceeding
Language:English
Subjects:
60-GHz
Clocks
CMOS
CMOS integrated circuits
demodulator
Frequency measurement
Logic gates
mixed-mode
Optical signal processing
Phase shift keying
QPSK
Semiconductor device measurement
WPAN
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:A mixed-mode QPSK demodulator for 60-GHz wireless personal area network application is demonstrated. The prototype chip realized by 60-nm CMOS process can demodulate up to 4.8-Gb/s QPSK signals at 4.8-GHz carrier frequency. At this carrier frequency, the demodulator core consumes 54 mW from 1.2-V power supply while the chip area is 150 × 150 μm 2 . Using the fabricated chip, transmission and demodulation of 1.7-GSymbol/s QPSK signal in 60-GHz link is demonstrated.
DOI:10.1109/APCCAS.2010.5774815