An AVS/H.264 dual mode video decoder targeted at high definition video applications

This paper proposes an AVS/H.264 dual mode video decoder targeted at high definition video applications. The proposed design is compatible to decode H.264-BP/MP/HP and AVS-JP bit-streams with optimization on both system and component levels. On system level, we simplify the control of H.264 MBAFF co...

Full description

Saved in:
Bibliographic Details
Main Authors: Cheng-An Chien, Yao-Chang Yang, Feng-Ming Yang, Jia-Wai Chen, Hsiu-Cheng Chang, Jiun-In Guo
Format: Conference Proceeding
Language:English
Subjects:
Complexity theory
Decoding
Encoding
Finite impulse response filter
Hardware
Streaming media
Transforms
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 4
container_issue
container_start_page 1
container_title
container_volume
creator Cheng-An Chien
Yao-Chang Yang
Feng-Ming Yang
Jia-Wai Chen
Hsiu-Cheng Chang
Jiun-In Guo
description This paper proposes an AVS/H.264 dual mode video decoder targeted at high definition video applications. The proposed design is compatible to decode H.264-BP/MP/HP and AVS-JP bit-streams with optimization on both system and component levels. On system level, we simplify the control of H.264 MBAFF coding, and reduce buffer size for storing prediction data. On component level, we improve the throughput in bit-stream decoding and integrate AVS/H.264 processing units together to reduce hardware cost. Through the optimization techniques, the proposed design can achieve real-time HD1080 (1920×1088@30Hz) decoding at 150MHz.
doi_str_mv 10.1109/VDAT.2011.5783631
format conference_proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5783631</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5783631</ieee_id><sourcerecordid>5783631</sourcerecordid><originalsourceid>FETCH-LOGICAL-i1331-f39d81e76f4b0540f169a57ca4295313aff08be80b6a4bb6814e4ebd74ac25453</originalsourceid><addsrcrecordid>eNotUFtLwzAUjoigzv4A8SV_oF1Oc2nyWOZlwsCHzb2OpDnZIl1b2ir4762sT9-VA-cj5BFYBsDMcv9c7rKcAWSy0FxxuCL3IHIhtDC6uCaJKfRFS8bYLUmG4WsiTCmjAe7Itmxoud8u11muBPXftqbn1iP9iR5b6rGaRE9H2x9xRE_tSE_xeJqCEJs4xraZm7br6ljZf2d4IDfB1gMmMy7I5-vLbrVONx9v76tyk0bgHNLAjdeAhQrCMSlYAGWsLCorciM5cBsC0w41c8oK59T0Bwp0vhC2yqWQfEGeLncjIh66Pp5t_3uYd-B_E75Pmg</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>An AVS/H.264 dual mode video decoder targeted at high definition video applications</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Cheng-An Chien ; Yao-Chang Yang ; Feng-Ming Yang ; Jia-Wai Chen ; Hsiu-Cheng Chang ; Jiun-In Guo</creator><creatorcontrib>Cheng-An Chien ; Yao-Chang Yang ; Feng-Ming Yang ; Jia-Wai Chen ; Hsiu-Cheng Chang ; Jiun-In Guo</creatorcontrib><description>This paper proposes an AVS/H.264 dual mode video decoder targeted at high definition video applications. The proposed design is compatible to decode H.264-BP/MP/HP and AVS-JP bit-streams with optimization on both system and component levels. On system level, we simplify the control of H.264 MBAFF coding, and reduce buffer size for storing prediction data. On component level, we improve the throughput in bit-stream decoding and integrate AVS/H.264 processing units together to reduce hardware cost. Through the optimization techniques, the proposed design can achieve real-time HD1080 (1920×1088@30Hz) decoding at 150MHz.</description><identifier>ISBN: 9781424485000</identifier><identifier>ISBN: 1424485002</identifier><identifier>EISBN: 1424484987</identifier><identifier>EISBN: 9781424484980</identifier><identifier>EISBN: 9781424484997</identifier><identifier>EISBN: 1424484995</identifier><identifier>DOI: 10.1109/VDAT.2011.5783631</identifier><language>eng</language><publisher>IEEE</publisher><subject>Complexity theory ; Decoding ; Encoding ; Finite impulse response filter ; Hardware ; Streaming media ; Transforms</subject><ispartof>Proceedings of 2011 International Symposium on VLSI Design, Automation and Test, 2011, p.1-4</ispartof><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5783631$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5783631$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Cheng-An Chien</creatorcontrib><creatorcontrib>Yao-Chang Yang</creatorcontrib><creatorcontrib>Feng-Ming Yang</creatorcontrib><creatorcontrib>Jia-Wai Chen</creatorcontrib><creatorcontrib>Hsiu-Cheng Chang</creatorcontrib><creatorcontrib>Jiun-In Guo</creatorcontrib><title>An AVS/H.264 dual mode video decoder targeted at high definition video applications</title><title>Proceedings of 2011 International Symposium on VLSI Design, Automation and Test</title><addtitle>VDAT</addtitle><description>This paper proposes an AVS/H.264 dual mode video decoder targeted at high definition video applications. The proposed design is compatible to decode H.264-BP/MP/HP and AVS-JP bit-streams with optimization on both system and component levels. On system level, we simplify the control of H.264 MBAFF coding, and reduce buffer size for storing prediction data. On component level, we improve the throughput in bit-stream decoding and integrate AVS/H.264 processing units together to reduce hardware cost. Through the optimization techniques, the proposed design can achieve real-time HD1080 (1920×1088@30Hz) decoding at 150MHz.</description><subject>Complexity theory</subject><subject>Decoding</subject><subject>Encoding</subject><subject>Finite impulse response filter</subject><subject>Hardware</subject><subject>Streaming media</subject><subject>Transforms</subject><isbn>9781424485000</isbn><isbn>1424485002</isbn><isbn>1424484987</isbn><isbn>9781424484980</isbn><isbn>9781424484997</isbn><isbn>1424484995</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2011</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotUFtLwzAUjoigzv4A8SV_oF1Oc2nyWOZlwsCHzb2OpDnZIl1b2ir4762sT9-VA-cj5BFYBsDMcv9c7rKcAWSy0FxxuCL3IHIhtDC6uCaJKfRFS8bYLUmG4WsiTCmjAe7Itmxoud8u11muBPXftqbn1iP9iR5b6rGaRE9H2x9xRE_tSE_xeJqCEJs4xraZm7br6ljZf2d4IDfB1gMmMy7I5-vLbrVONx9v76tyk0bgHNLAjdeAhQrCMSlYAGWsLCorciM5cBsC0w41c8oK59T0Bwp0vhC2yqWQfEGeLncjIh66Pp5t_3uYd-B_E75Pmg</recordid><startdate>201104</startdate><enddate>201104</enddate><creator>Cheng-An Chien</creator><creator>Yao-Chang Yang</creator><creator>Feng-Ming Yang</creator><creator>Jia-Wai Chen</creator><creator>Hsiu-Cheng Chang</creator><creator>Jiun-In Guo</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201104</creationdate><title>An AVS/H.264 dual mode video decoder targeted at high definition video applications</title><author>Cheng-An Chien ; Yao-Chang Yang ; Feng-Ming Yang ; Jia-Wai Chen ; Hsiu-Cheng Chang ; Jiun-In Guo</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i1331-f39d81e76f4b0540f169a57ca4295313aff08be80b6a4bb6814e4ebd74ac25453</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2011</creationdate><topic>Complexity theory</topic><topic>Decoding</topic><topic>Encoding</topic><topic>Finite impulse response filter</topic><topic>Hardware</topic><topic>Streaming media</topic><topic>Transforms</topic><toplevel>online_resources</toplevel><creatorcontrib>Cheng-An Chien</creatorcontrib><creatorcontrib>Yao-Chang Yang</creatorcontrib><creatorcontrib>Feng-Ming Yang</creatorcontrib><creatorcontrib>Jia-Wai Chen</creatorcontrib><creatorcontrib>Hsiu-Cheng Chang</creatorcontrib><creatorcontrib>Jiun-In Guo</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE/IET Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Cheng-An Chien</au><au>Yao-Chang Yang</au><au>Feng-Ming Yang</au><au>Jia-Wai Chen</au><au>Hsiu-Cheng Chang</au><au>Jiun-In Guo</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>An AVS/H.264 dual mode video decoder targeted at high definition video applications</atitle><btitle>Proceedings of 2011 International Symposium on VLSI Design, Automation and Test</btitle><stitle>VDAT</stitle><date>2011-04</date><risdate>2011</risdate><spage>1</spage><epage>4</epage><pages>1-4</pages><isbn>9781424485000</isbn><isbn>1424485002</isbn><eisbn>1424484987</eisbn><eisbn>9781424484980</eisbn><eisbn>9781424484997</eisbn><eisbn>1424484995</eisbn><abstract>This paper proposes an AVS/H.264 dual mode video decoder targeted at high definition video applications. The proposed design is compatible to decode H.264-BP/MP/HP and AVS-JP bit-streams with optimization on both system and component levels. On system level, we simplify the control of H.264 MBAFF coding, and reduce buffer size for storing prediction data. On component level, we improve the throughput in bit-stream decoding and integrate AVS/H.264 processing units together to reduce hardware cost. Through the optimization techniques, the proposed design can achieve real-time HD1080 (1920×1088@30Hz) decoding at 150MHz.</abstract><pub>IEEE</pub><doi>10.1109/VDAT.2011.5783631</doi><tpages>4</tpages><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 9781424485000
ispartof Proceedings of 2011 International Symposium on VLSI Design, Automation and Test, 2011, p.1-4
issn
language eng
recordid cdi_ieee_primary_5783631
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Complexity theory
Decoding
Encoding
Finite impulse response filter
Hardware
Streaming media
Transforms
title An AVS/H.264 dual mode video decoder targeted at high definition video applications
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T16%3A35%3A32IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=An%20AVS/H.264%20dual%20mode%20video%20decoder%20targeted%20at%20high%20definition%20video%20applications&rft.btitle=Proceedings%20of%202011%20International%20Symposium%20on%20VLSI%20Design,%20Automation%20and%20Test&rft.au=Cheng-An%20Chien&rft.date=2011-04&rft.spage=1&rft.epage=4&rft.pages=1-4&rft.isbn=9781424485000&rft.isbn_list=1424485002&rft_id=info:doi/10.1109/VDAT.2011.5783631&rft.eisbn=1424484987&rft.eisbn_list=9781424484980&rft.eisbn_list=9781424484997&rft.eisbn_list=1424484995&rft_dat=%3Cieee_6IE%3E5783631%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i1331-f39d81e76f4b0540f169a57ca4295313aff08be80b6a4bb6814e4ebd74ac25453%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5783631&rfr_iscdi=true