Improved FPGA-based detector

The purpose of this paper is to provide the results of an improved FPGA-based Detector. The paper is based on an overview of the PSK (Phase Shift Keying) modulation and on a BPSK(Binary Phase Shift Keying) Detector. An improved design, all digital, of the BPSK Detector is implemented on a Nexys2 boa...

Full description

Saved in:
Bibliographic Details
Main Authors: Popescu, S O, Gontean, A S, Alexa, F
Format: Conference Proceeding
Language:English
Subjects:
Binary phase shift keying
Detectors
Field programmable gate arrays
Generators
Monitoring
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 458
container_issue
container_start_page 455
container_title
container_volume
creator Popescu, S O
Gontean, A S
Alexa, F
description The purpose of this paper is to provide the results of an improved FPGA-based Detector. The paper is based on an overview of the PSK (Phase Shift Keying) modulation and on a BPSK(Binary Phase Shift Keying) Detector. An improved design, all digital, of the BPSK Detector is implemented on a Nexys2 board. The newness of our detector is brought by the randomness of the LFSR (Linear Feedback Shift Register) and the dedicated multiplier on the board.
doi_str_mv 10.1109/SACI.2011.5873046
format conference_proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5873046</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5873046</ieee_id><sourcerecordid>5873046</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-fba8baf88270ec73bddda9751fc8d195fa832a2065133b9e5864acb35739dd403</originalsourceid><addsrcrecordid>eNo1j81Kw0AUhUdEUGseQHThCyTeOz-5d5Yh2DZQULALd-VOZgYilpYkCL69BevZnO9sPjhK3SNUiOCf35u2qzQgVo7JgK0v1C1aba1HoI9LVXji_810rYpp-oRTak3s_I167PbH8fCd4tPybdWUQaYTxjSnfj6Md-oqy9eUinMv1Hb5sm3X5eZ11bXNphw8zGUOwkEysyZIPZkQYxRPDnPPEb3LwkaLhtqhMcEnx7WVPhhHxsdowSzUw592SCntjuOwl_Fnd_5jfgEHVDyj</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Improved FPGA-based detector</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Popescu, S O ; Gontean, A S ; Alexa, F</creator><creatorcontrib>Popescu, S O ; Gontean, A S ; Alexa, F</creatorcontrib><description>The purpose of this paper is to provide the results of an improved FPGA-based Detector. The paper is based on an overview of the PSK (Phase Shift Keying) modulation and on a BPSK(Binary Phase Shift Keying) Detector. An improved design, all digital, of the BPSK Detector is implemented on a Nexys2 board. The newness of our detector is brought by the randomness of the LFSR (Linear Feedback Shift Register) and the dedicated multiplier on the board.</description><identifier>ISBN: 9781424491087</identifier><identifier>ISBN: 1424491088</identifier><identifier>EISBN: 142449107X</identifier><identifier>EISBN: 9781424491070</identifier><identifier>EISBN: 1424491096</identifier><identifier>EISBN: 9781424491094</identifier><identifier>DOI: 10.1109/SACI.2011.5873046</identifier><language>eng</language><publisher>IEEE</publisher><subject>Binary phase shift keying ; Detectors ; Field programmable gate arrays ; Generators ; Monitoring</subject><ispartof>2011 6th IEEE International Symposium on Applied Computational Intelligence and Informatics (SACI), 2011, p.455-458</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5873046$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2057,27924,54919</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5873046$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Popescu, S O</creatorcontrib><creatorcontrib>Gontean, A S</creatorcontrib><creatorcontrib>Alexa, F</creatorcontrib><title>Improved FPGA-based detector</title><title>2011 6th IEEE International Symposium on Applied Computational Intelligence and Informatics (SACI)</title><addtitle>SACI</addtitle><description>The purpose of this paper is to provide the results of an improved FPGA-based Detector. The paper is based on an overview of the PSK (Phase Shift Keying) modulation and on a BPSK(Binary Phase Shift Keying) Detector. An improved design, all digital, of the BPSK Detector is implemented on a Nexys2 board. The newness of our detector is brought by the randomness of the LFSR (Linear Feedback Shift Register) and the dedicated multiplier on the board.</description><subject>Binary phase shift keying</subject><subject>Detectors</subject><subject>Field programmable gate arrays</subject><subject>Generators</subject><subject>Monitoring</subject><isbn>9781424491087</isbn><isbn>1424491088</isbn><isbn>142449107X</isbn><isbn>9781424491070</isbn><isbn>1424491096</isbn><isbn>9781424491094</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2011</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNo1j81Kw0AUhUdEUGseQHThCyTeOz-5d5Yh2DZQULALd-VOZgYilpYkCL69BevZnO9sPjhK3SNUiOCf35u2qzQgVo7JgK0v1C1aba1HoI9LVXji_810rYpp-oRTak3s_I167PbH8fCd4tPybdWUQaYTxjSnfj6Md-oqy9eUinMv1Hb5sm3X5eZ11bXNphw8zGUOwkEysyZIPZkQYxRPDnPPEb3LwkaLhtqhMcEnx7WVPhhHxsdowSzUw592SCntjuOwl_Fnd_5jfgEHVDyj</recordid><startdate>201105</startdate><enddate>201105</enddate><creator>Popescu, S O</creator><creator>Gontean, A S</creator><creator>Alexa, F</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201105</creationdate><title>Improved FPGA-based detector</title><author>Popescu, S O ; Gontean, A S ; Alexa, F</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-fba8baf88270ec73bddda9751fc8d195fa832a2065133b9e5864acb35739dd403</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2011</creationdate><topic>Binary phase shift keying</topic><topic>Detectors</topic><topic>Field programmable gate arrays</topic><topic>Generators</topic><topic>Monitoring</topic><toplevel>online_resources</toplevel><creatorcontrib>Popescu, S O</creatorcontrib><creatorcontrib>Gontean, A S</creatorcontrib><creatorcontrib>Alexa, F</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE/IET Electronic Library</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Popescu, S O</au><au>Gontean, A S</au><au>Alexa, F</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Improved FPGA-based detector</atitle><btitle>2011 6th IEEE International Symposium on Applied Computational Intelligence and Informatics (SACI)</btitle><stitle>SACI</stitle><date>2011-05</date><risdate>2011</risdate><spage>455</spage><epage>458</epage><pages>455-458</pages><isbn>9781424491087</isbn><isbn>1424491088</isbn><eisbn>142449107X</eisbn><eisbn>9781424491070</eisbn><eisbn>1424491096</eisbn><eisbn>9781424491094</eisbn><abstract>The purpose of this paper is to provide the results of an improved FPGA-based Detector. The paper is based on an overview of the PSK (Phase Shift Keying) modulation and on a BPSK(Binary Phase Shift Keying) Detector. An improved design, all digital, of the BPSK Detector is implemented on a Nexys2 board. The newness of our detector is brought by the randomness of the LFSR (Linear Feedback Shift Register) and the dedicated multiplier on the board.</abstract><pub>IEEE</pub><doi>10.1109/SACI.2011.5873046</doi><tpages>4</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 9781424491087
ispartof 2011 6th IEEE International Symposium on Applied Computational Intelligence and Informatics (SACI), 2011, p.455-458
issn
language eng
recordid cdi_ieee_primary_5873046
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Binary phase shift keying
Detectors
Field programmable gate arrays
Generators
Monitoring
title Improved FPGA-based detector
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T15%3A07%3A47IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Improved%20FPGA-based%20detector&rft.btitle=2011%206th%20IEEE%20International%20Symposium%20on%20Applied%20Computational%20Intelligence%20and%20Informatics%20(SACI)&rft.au=Popescu,%20S%20O&rft.date=2011-05&rft.spage=455&rft.epage=458&rft.pages=455-458&rft.isbn=9781424491087&rft.isbn_list=1424491088&rft_id=info:doi/10.1109/SACI.2011.5873046&rft.eisbn=142449107X&rft.eisbn_list=9781424491070&rft.eisbn_list=1424491096&rft.eisbn_list=9781424491094&rft_dat=%3Cieee_6IE%3E5873046%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i90t-fba8baf88270ec73bddda9751fc8d195fa832a2065133b9e5864acb35739dd403%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5873046&rfr_iscdi=true