Loading…

Real-time FPGA-based intradyne coherent receiver for 40 Gbit/s polarization-multiplexed 16-QAM

Real-time detection of a 40 Gbit/s polarization-multiplexed square 16-QAM signal is demonstrated in an FPGA-based intradyne coherent receiver processing 100% of data. A minimum BER of 3.3×10 -5 is achieved.

Saved in:
Bibliographic Details
Main Authors: Pfau, T, Kaneda, N, Corteselli, S, Leven, A, Young-Kai Chen
Format: Conference Proceeding
Language:English
Subjects:
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Real-time detection of a 40 Gbit/s polarization-multiplexed square 16-QAM signal is demonstrated in an FPGA-based intradyne coherent receiver processing 100% of data. A minimum BER of 3.3×10 -5 is achieved.