Equivalence Checking in Information System Hardware Design

Equivalence checking is playing a significant role in Intelligent Circuits design. However, the common models for verification either have their complexity problems or have applicable limitations. In order to overcome the deficiencies, a model WGL (Weighted Generalized List) is proposed and based on...

Full description

Saved in:
Bibliographic Details
Main Authors: Fan Dehui, Ma Guangsheng
Format: Conference Proceeding
Language:English
Subjects:
Boolean functions
Circuit synthesis
Computational modeling
Delay
Design automation
Integrated circuit modeling
Polynomials
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 3
container_issue
container_start_page 1
container_title
container_volume
creator Fan Dehui
Ma Guangsheng
description Equivalence checking is playing a significant role in Intelligent Circuits design. However, the common models for verification either have their complexity problems or have applicable limitations. In order to overcome the deficiencies, a model WGL (Weighted Generalized List) is proposed and based on WGL we give an algorithm for checking. Comparing the model WLDDs, the experiments show that the WGL is more efficient.
doi_str_mv 10.1109/ICMSS.2011.5999175
format conference_proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5999175</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5999175</ieee_id><sourcerecordid>5999175</sourcerecordid><originalsourceid>FETCH-ieee_primary_59991753</originalsourceid><addsrcrecordid>eNp9jrsOgjAYRmuMiTdeQJe-gNgfudUVNTA44U4a_MEqFG1Rw9vrQBz9lpOTs3yELIDZAIyvk-iYprbDAGyPcw6BNyBTcB3X9b0QwuFPAu6PiWXMlX3n-5wzPiHb_eMpX6JClSONLpjfpCqpVDRRRaNr0cpG0bQzLdY0Fvr8FhrpDo0s1ZyMClEZtHrOyPKwP0XxSiJidteyFrrL-k-b__UDO1Q5IQ</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Equivalence Checking in Information System Hardware Design</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Fan Dehui ; Ma Guangsheng</creator><creatorcontrib>Fan Dehui ; Ma Guangsheng</creatorcontrib><description>Equivalence checking is playing a significant role in Intelligent Circuits design. However, the common models for verification either have their complexity problems or have applicable limitations. In order to overcome the deficiencies, a model WGL (Weighted Generalized List) is proposed and based on WGL we give an algorithm for checking. Comparing the model WLDDs, the experiments show that the WGL is more efficient.</description><identifier>ISBN: 1424465796</identifier><identifier>ISBN: 9781424465798</identifier><identifier>EISBN: 1424465818</identifier><identifier>EISBN: 142446580X</identifier><identifier>EISBN: 9781424465804</identifier><identifier>EISBN: 9781424465811</identifier><identifier>DOI: 10.1109/ICMSS.2011.5999175</identifier><language>eng</language><publisher>IEEE</publisher><subject>Boolean functions ; Circuit synthesis ; Computational modeling ; Delay ; Design automation ; Integrated circuit modeling ; Polynomials</subject><ispartof>2011 International Conference on Management and Service Science, 2011, p.1-3</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5999175$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,777,781,786,787,2052,27906,54901</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5999175$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Fan Dehui</creatorcontrib><creatorcontrib>Ma Guangsheng</creatorcontrib><title>Equivalence Checking in Information System Hardware Design</title><title>2011 International Conference on Management and Service Science</title><addtitle>ICMSS</addtitle><description>Equivalence checking is playing a significant role in Intelligent Circuits design. However, the common models for verification either have their complexity problems or have applicable limitations. In order to overcome the deficiencies, a model WGL (Weighted Generalized List) is proposed and based on WGL we give an algorithm for checking. Comparing the model WLDDs, the experiments show that the WGL is more efficient.</description><subject>Boolean functions</subject><subject>Circuit synthesis</subject><subject>Computational modeling</subject><subject>Delay</subject><subject>Design automation</subject><subject>Integrated circuit modeling</subject><subject>Polynomials</subject><isbn>1424465796</isbn><isbn>9781424465798</isbn><isbn>1424465818</isbn><isbn>142446580X</isbn><isbn>9781424465804</isbn><isbn>9781424465811</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2011</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNp9jrsOgjAYRmuMiTdeQJe-gNgfudUVNTA44U4a_MEqFG1Rw9vrQBz9lpOTs3yELIDZAIyvk-iYprbDAGyPcw6BNyBTcB3X9b0QwuFPAu6PiWXMlX3n-5wzPiHb_eMpX6JClSONLpjfpCqpVDRRRaNr0cpG0bQzLdY0Fvr8FhrpDo0s1ZyMClEZtHrOyPKwP0XxSiJidteyFrrL-k-b__UDO1Q5IQ</recordid><startdate>201108</startdate><enddate>201108</enddate><creator>Fan Dehui</creator><creator>Ma Guangsheng</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201108</creationdate><title>Equivalence Checking in Information System Hardware Design</title><author>Fan Dehui ; Ma Guangsheng</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-ieee_primary_59991753</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2011</creationdate><topic>Boolean functions</topic><topic>Circuit synthesis</topic><topic>Computational modeling</topic><topic>Delay</topic><topic>Design automation</topic><topic>Integrated circuit modeling</topic><topic>Polynomials</topic><toplevel>online_resources</toplevel><creatorcontrib>Fan Dehui</creatorcontrib><creatorcontrib>Ma Guangsheng</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Xplore</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Fan Dehui</au><au>Ma Guangsheng</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Equivalence Checking in Information System Hardware Design</atitle><btitle>2011 International Conference on Management and Service Science</btitle><stitle>ICMSS</stitle><date>2011-08</date><risdate>2011</risdate><spage>1</spage><epage>3</epage><pages>1-3</pages><isbn>1424465796</isbn><isbn>9781424465798</isbn><eisbn>1424465818</eisbn><eisbn>142446580X</eisbn><eisbn>9781424465804</eisbn><eisbn>9781424465811</eisbn><abstract>Equivalence checking is playing a significant role in Intelligent Circuits design. However, the common models for verification either have their complexity problems or have applicable limitations. In order to overcome the deficiencies, a model WGL (Weighted Generalized List) is proposed and based on WGL we give an algorithm for checking. Comparing the model WLDDs, the experiments show that the WGL is more efficient.</abstract><pub>IEEE</pub><doi>10.1109/ICMSS.2011.5999175</doi></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 1424465796
ispartof 2011 International Conference on Management and Service Science, 2011, p.1-3
issn
language eng
recordid cdi_ieee_primary_5999175
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Boolean functions
Circuit synthesis
Computational modeling
Delay
Design automation
Integrated circuit modeling
Polynomials
title Equivalence Checking in Information System Hardware Design
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-20T05%3A36%3A34IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Equivalence%20Checking%20in%20Information%20System%20Hardware%20Design&rft.btitle=2011%20International%20Conference%20on%20Management%20and%20Service%20Science&rft.au=Fan%20Dehui&rft.date=2011-08&rft.spage=1&rft.epage=3&rft.pages=1-3&rft.isbn=1424465796&rft.isbn_list=9781424465798&rft_id=info:doi/10.1109/ICMSS.2011.5999175&rft.eisbn=1424465818&rft.eisbn_list=142446580X&rft.eisbn_list=9781424465804&rft.eisbn_list=9781424465811&rft_dat=%3Cieee_6IE%3E5999175%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-ieee_primary_59991753%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5999175&rfr_iscdi=true