Generating compact assertions for control-based logic signals

This paper presents two approaches for writing compact sets of assertions and for gauging the level of coverage in the assertions. We present a state-table method for writing control-based assertions containing only the necessary Boolean conditions that affect a given control signal. An assertion co...

Full description

Saved in:
Bibliographic Details
Main Authors: Tong, J. G., Sarraf, D., Boule, M., Zilic, Z.
Format: Conference Proceeding
Language:English
Subjects:
Automata
Monitoring
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper presents two approaches for writing compact sets of assertions and for gauging the level of coverage in the assertions. We present a state-table method for writing control-based assertions containing only the necessary Boolean conditions that affect a given control signal. An assertion coverage analyzer was developed to measure the attained assertion coverage based on a set of verification test sequences. Combining both of our methods enables verifiers to measure the quality of their written assertions, which can then be used in formal or dynamic verification. The circuit designs used show that our approach is able to generate additional compact assertions and achieve improved assertion coverage.
ISSN:1548-3746
1558-3899
DOI:10.1109/MWSCAS.2011.6026268