A 0.24-nJ/bit Super-Regenerative Pulsed UWB Receiver in 0.18- \mum CMOS

This paper describes a receiver system design for impulse-radio ultra-wideband (IR-UWB) that operates at two carrier frequencies-3.494 and 3.993 GHz-with a 10-Mbps data rate. To reduce the power consumption of the front-end amplifiers, a super-regenerative architecture is used. An integrated circuit...

Full description

Saved in:
Bibliographic Details
Published in:IEEE journal of solid-state circuits 2011-11, Vol.46 (11), p.2623-2634
Main Authors: Thoppay, P. E., Dehollain, C., Green, M. M., Declercq, M. J.
Format: Article
Language:English
Subjects:
Capacitors
Digital phase-locked loop
oscillator
receiver architecture
Receivers
Resonant frequency
super-regenerative system
Transistors
Tuning
ultra-wideband communication
Voltage-controlled oscillators
wireless sensor network
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper describes a receiver system design for impulse-radio ultra-wideband (IR-UWB) that operates at two carrier frequencies-3.494 and 3.993 GHz-with a 10-Mbps data rate. To reduce the power consumption of the front-end amplifiers, a super-regenerative architecture is used. An integrated circuit, implemented in a CMOS 0.18-μm technology and operating with a 1.5-V power supply, exhibits energy consumption of 0.24 nJ/bit with a measured sensitivity of -66 and -61 dBm at 3.494 and 3.993 GHz, respectively, with a BER of 10 -3 . Also included on the integrated circuit is an automatic tuning circuit based on a digital phase-locked loop that is used to set the resonant frequency of the super-regenerative block.
ISSN:0018-9200
1558-173X
DOI:10.1109/JSSC.2011.2166434