Automated Design Debugging in a Testbench-Based Verification Environment

Debugging is one of the major bottlenecks in the current VLSI design process as design size and complexity increase. Efficient automation of debugging procedures helps to reduce debugging time and to increase diagnosis accuracy. This work proposes an approach for automating the design debugging proc...

Full description

Saved in:
Bibliographic Details
Main Authors: Dehbashi, M., Sulflow, A., Fey, G.
Format: Conference Proceeding
Language:English
Subjects:
Accuracy
Algorithm design and analysis
automated debugging
Circuit faults
Debugging
diagnostic trace
Logic gates
Memory management
Sequential circuits
testbench
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Debugging is one of the major bottlenecks in the current VLSI design process as design size and complexity increase. Efficient automation of debugging procedures helps to reduce debugging time and to increase diagnosis accuracy. This work proposes an approach for automating the design debugging procedures by integrating SAT-based debugging with test bench based verification. The diagnosis accuracy increases by iterating debugging and counterexample generation, i.e., the total number of fault candidates decreases. The experimental results show that our approach is as accurate as exact formal debugging in 71% of the experiments.
DOI:10.1109/DSD.2011.67