Design of new full adder cell using hybrid-CMOS logic style

In this paper, we propose a novel 1-bit full adder using hybrid-CMOS logic style. The new full adder is based on a novel XOR-XNOR circuit that generates XOR and XNOR full-swing outputs simultaneously and outperforms its best counterpart showing 28% improvement in power-delay product (PDP). Design of...

Full description

Saved in:
Bibliographic Details
Main Authors: Zavarei, M. J., Baghbanmanesh, M. R., Kargaran, E., Nabovati, H., Golmakani, A.
Format: Conference Proceeding
Language:English
Subjects:
Adders
CMOS integrated circuits
Delay
Integrated circuit modeling
Power dissipation
Simulation
Transistors
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:In this paper, we propose a novel 1-bit full adder using hybrid-CMOS logic style. The new full adder is based on a novel XOR-XNOR circuit that generates XOR and XNOR full-swing outputs simultaneously and outperforms its best counterpart showing 28% improvement in power-delay product (PDP). Design of proposed full adder is based on improvement in the PDP and it provides full-swing output with good driving capability. Simulations demonstrate that full adder successfully operates in the PDP compared to similar circuits.
DOI:10.1109/ICECS.2011.6122310