Power-Driven Flip-Flop Merging and Relocation

We propose a power-driven flip-flop (FF) merging and relocation approach that can be applied after conventional timing-driven placement and before clock network synthesis. It targets to reduce the clock network size and thus the clock power consumption while controlling the switching power of the ne...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on computer-aided design of integrated circuits and systems 2012-02, Vol.31 (2), p.180-191
Main Authors: Wang, Shao-Huan, Liang, Yu-Yi, Kuo, Tien-Yu, Mak, Wai-Kei
Format: Article
Language:English
Subjects:
Capacitance
Clock network
Clocks
flip-flop merging
Logic gates
low power
Merging
multibit flip-flop
postplacement optimization
Strips
Switches
Timing
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:We propose a power-driven flip-flop (FF) merging and relocation approach that can be applied after conventional timing-driven placement and before clock network synthesis. It targets to reduce the clock network size and thus the clock power consumption while controlling the switching power of the nets connected to the FFs by selectively merging FFs into multibit FFs and relocating them under timing and placement density constraints. The experimental results are very encouraging. For a set of benchmarks, our approach reduced the switching capacitance of clock network by 36%-43% after gated clock tree synthesis. Finally, the total switching capacitance of clock network and nets connected to the FFs is reduced by 24%-29%.
ISSN:0278-0070
1937-4151
DOI:10.1109/TCAD.2011.2177460