A comparative analysis between FinFET Semi-Dynamic Flip-Flop topologies under process variations

Semi-Dynamic Flip-Flops are widely used in state-of-art microprocessors. Moreover, scaling down traditional CMOS technology faces major challenges which rises the need for new devices for replacement. FinFET technology is a potential replacement due to similarity in both fabrication process and theo...

Full description

Saved in:
Bibliographic Details
Main Authors: Rabie, M., Bahgat, A., Ramadan, K., Shobak, H., Nasr, T., Abdelhafez, M., Moustafa, E., Anis, M.
Format: Conference Proceeding
Language:English
Subjects:
Capacitance
Clocks
Delay
FinFETs
Flip-flops
Independent-Gate FinFET
Inverters
Logic gates
MOSFET
Process Variations
Semi-Dynamic Flip-Flop
Tied-Gate FinFET
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Semi-Dynamic Flip-Flops are widely used in state-of-art microprocessors. Moreover, scaling down traditional CMOS technology faces major challenges which rises the need for new devices for replacement. FinFET technology is a potential replacement due to similarity in both fabrication process and theory of operation to current CMOS technology. Hence, this paper presents the study of Semi Dynamic Flip Flops using both Independent gate and Tied gate FinFET devices in 32nm technology node. Furthermore, it studies the performance of these new circuits under process variations.
ISSN:2381-0947
DOI:10.1109/ICEAC.2011.6136674