Power-delay characteristics of CMOS multipliers

Minimizing the power consumption of circuits is important for a wide variety of applications both because of increasing levels of integration and the desire for portability. Since multipliers are widely used in computers, it is also important to maximize their speed. Frequently, the compromise betwe...

Full description

Saved in:
Bibliographic Details
Main Authors: Callaway, T.K., Swartzlander, E.E.
Format: Conference Proceeding
Language:English
Subjects:
Circuit simulation
CMOS logic circuits
Delay
Energy consumption
Integrated circuit interconnections
Power dissipation
Power engineering computing
Semiconductor device modeling
Switches
Switching circuits
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Minimizing the power consumption of circuits is important for a wide variety of applications both because of increasing levels of integration and the desire for portability. Since multipliers are widely used in computers, it is also important to maximize their speed. Frequently, the compromise between these two conflicting demands is accomplished by minimizing the product of the power dissipation and the delay. This paper reports on the dynamic power dissipation and delay of CMOS implementations of four different multipliers. Simulation was used to establish a set of models for both delay and power dissipation, and those models were then used to compute the power-delay products of the multipliers.
ISSN:1063-6889
DOI:10.1109/ARITH.1997.614876