LTE layer 1 software design on multicore DSP architectures

The evolving next generation international standards in wireless communications such as LTE (Long Term Evolution) are a leap forward to simultaneously satiate the quest for improved spectrum utilization and support an ever increasing demand for data traffic. Software development for the LTE standard...

Full description

Saved in:
Bibliographic Details
Main Authors: Garg, U., Brogioli, M. C., Gaur, V., Jain, N., Irudayaraj, A.
Format: Conference Proceeding
Language:English
Subjects:
Channel estimation
Covariance matrix
Digital signal processing
Hardware
Multicore processing
Schedules
Software
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The evolving next generation international standards in wireless communications such as LTE (Long Term Evolution) are a leap forward to simultaneously satiate the quest for improved spectrum utilization and support an ever increasing demand for data traffic. Software development for the LTE standard manifests in an increased algorithmic and computational complexity which necessitates adoption of advanced, next generation, high performance digital signal processing. By exploiting advancements in multicore DSP architectures, special purpose baseband on-chip hardware acceleration, and mature software tool chains, efficient software development for wireless technologies such as LTE Layer 1 can be achieved. This paper discusses a series of techniques and examples that leverage multicore DSP architectures for LTE Layer 1 with respect to mapping software components on hardware accelerators, scalable load balancing across cores, algorithmic optimizations and overall performance improvement.
ISSN:1058-6393
2576-2303
DOI:10.1109/ACSSC.2011.6190139