A Unified WCET Analysis Framework for Multi-core Platforms

With the advent of multi-core architectures, worst case execution time (WCET) analysis has become an increasingly difficult problem. In this paper, we propose a unified WCET analysis framework for multi-core processors featuring both shared cache and shared bus. Compared to other previous works, our...

Full description

Saved in:
Bibliographic Details
Main Authors: Chattopadhyay, S., Kee, C. L., Roychoudhury, A., Kelter, T., Marwedel, P., Falk, H.
Format: Conference Proceeding
Language:English
Subjects:
Analytical models
Context
Delay
multi-core
Multicore processing
Pipelines
shared bus
shared cache
Time division multiple access
WCET analysis
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:With the advent of multi-core architectures, worst case execution time (WCET) analysis has become an increasingly difficult problem. In this paper, we propose a unified WCET analysis framework for multi-core processors featuring both shared cache and shared bus. Compared to other previous works, our work differs by modeling the interaction of shared cache and shared bus with other basic micro-architectural components (e.g. pipeline and branch predictor). In addition, our framework does not assume a timing anomaly free multi-core architecture for computing the WCET. A detailed experiment methodology suggests that we can obtain reasonably tight WCET estimates in a wide range of benchmark programs.
ISSN:1545-3421
2642-7346
DOI:10.1109/RTAS.2012.26