Cyclic-MPCG: Process-resilient and super-resolution multi-phase clock generation by exploiting the cyclic property

Multi-phase clock generation (MPCG) is a problem that aims to generate a sequence of clock signals with the same frequency and uniformly shifted phases. In this paper we propose a MPCG design with two major innovations: (1) We use a process calibration scheme that makes the per-phase delay (defined...

Full description

Saved in:
Bibliographic Details
Main Authors: Ruo-Ting Ding, Shi-Yu Huang, Chao-Wen Tzeng, Shan-Chien Fang, Chia-Chien Weng
Format: Conference Proceeding
Language:English
Subjects:
Calibration
Clock Generation
Clocks
Cyclic Property
Delay
Detectors
Multi-phase Clock
Process Resilient
Super-Resolution
Tuning
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Multi-phase clock generation (MPCG) is a problem that aims to generate a sequence of clock signals with the same frequency and uniformly shifted phases. In this paper we propose a MPCG design with two major innovations: (1) We use a process calibration scheme that makes the per-phase delay (defined as the timing difference between two consecutive clock signals) highly accurate. (2) We further exploit a so-called cyclic property to make the achievable per-phase delay much smaller than a buffer delay. The entire design can be made in all standard cells, thus lending itself to automation. Experimental results indicate this design is highly general and can be applied to a 16-phase clock signal (with the per-phase delay of only 100ps) for a practical radar SoC design.
DOI:10.1109/VLSI-DAT.2012.6212633