Efficient link-level error resilience in 3D NoCs

Due to their scalability and flexibility, Networks-on-Chip are among the most popular communication fabrics for 3D integrated systems. 3D NoCs consist of a mix of inter-die and intra-die links implemented in different technologies. Thus, in order to guarantee correct data transmission through the 3D...

Full description

Saved in:
Bibliographic Details
Main Authors: Pasca, V., Rehman, S., Anghel, L., Benabdenbi, M.
Format: Conference Proceeding
Language:English
Subjects:
Automatic repeat request
Equations
Forward error correction
Reliability
Resilience
Three dimensional displays
Wires
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Due to their scalability and flexibility, Networks-on-Chip are among the most popular communication fabrics for 3D integrated systems. 3D NoCs consist of a mix of inter-die and intra-die links implemented in different technologies. Thus, in order to guarantee correct data transmission through the 3D NoC, link reliability must be ensured. Error resilience techniques have been developed to protect links at the expense of increased area and power consumption, and reduced performance. In this paper, error resilience schemes are implemented for NoC links in stacked 3D integrated systems. We analyze, with respect to area / power overheads and reliability, the impact of inter-die and intra-die link-level error resilience techniques on a 3D NoC router architecture. Our results show that inter-die link protection with correction-based schemes and interleaved single error correction (SEC) codes are more efficient than traditional protection on all links.
DOI:10.1109/DDECS.2012.6219038