Statistical Analysis and Optimization of Asynchronous Digital Circuits

This paper presents a statistical framework to analyze the performance of CMOS digital circuit in the presence of process variations considering a variety of timing methodologies. We first develop an analytical model that accurately predicts the circuit variability across a wide range of supply volt...

Full description

Saved in:
Bibliographic Details
Main Authors: Tsung-Te Liu, Rabaey, J. M.
Format: Conference Proceeding
Language:English
Subjects:
asynchronous circuit
CMOS digital circuit
CMOS integrated circuits
Delay
Digital circuits
energy-delay performance
Integrated circuit modeling
process variation
Protocols
Semiconductor device modeling
statistical analysis
timing methodology
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper presents a statistical framework to analyze the performance of CMOS digital circuit in the presence of process variations considering a variety of timing methodologies. We first develop an analytical model that accurately predicts the circuit variability across a wide range of supply voltage and logic depth in 65nm CMOS technology. We then present a statistical analysis model to estimate the respective performance overheads of synchronous, asynchronous bundled-data and dual-rail timing schemes under process variations. The proposed analysis framework combining variability and statistical performance models, enables designers to efficiently evaluate energy and delay performances of CMOS digital circuit, and determine the optimal timing strategy, pipeline depth and supply voltage in the presence of variability.
ISSN:1522-8681
DOI:10.1109/ASYNC.2012.21