Coding for jointly optimizing energy and peak current in deep sub-micron VLSI interconnects

In deep sub-micron processes, on-chip interconnect is becoming the delay bottleneck and predominant source of power consumption. Simultaneous switching of large buses pose a great challenge on peak current as well. In this paper, we present a novel bus coding technique, based on transition pattern c...

Full description

Saved in:
Bibliographic Details
Main Authors: Kim, E. P., Hun-Seok Kim, Goel, M.
Format: Conference Proceeding
Language:English
Subjects:
Cost function
Decoding
Delay
Encoding
Joints
Very large scale integration
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 3093
container_issue
container_start_page 3090
container_title
container_volume
creator Kim, E. P.
Hun-Seok Kim
Goel, M.
description In deep sub-micron processes, on-chip interconnect is becoming the delay bottleneck and predominant source of power consumption. Simultaneous switching of large buses pose a great challenge on peak current as well. In this paper, we present a novel bus coding technique, based on transition pattern codes (TPC), to perform joint optimization. A TPC scheme has been constructed employing a joint cost function on energy and peak current. The encoder and decoder of the code has been synthesized using a commercial 28nm process and the power, delay and area overhead has been evaluated. HSPICE simulations in 28nm show up to 70% reduction in peak current and 15% reduction in energy consumption compared to an uncoded bus.
doi_str_mv 10.1109/ISCAS.2012.6271974
format conference_proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_6271974</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6271974</ieee_id><sourcerecordid>6271974</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-f98b0a5bceb0d8f4d62c5a19d1d252ff6220659259116dc5aec0a3a5cdbe88433</originalsourceid><addsrcrecordid>eNo1kM1OwzAQhM2fRFv6AnDxC6R4N3FiH6uIQqVKHApcOFSOvalcWidy0kN5eoIop9HMp5nDMHYPYgYg9ONyXc7XMxSAsxwL0EV2wcaQ5UUqELS6ZCMEqRKQKK_YVBfqnylxzUZiqCTZYG_ZuOt2QqAQOY7YZ9k4H7a8biLfNT70-xNv2t4f_PdvTIHi9sRNcLwl88XtMUYKPfeBO6KWd8cqOXgbm8A_VuvlkPcUbRMC2b67Yze12Xc0PeuEvS-e3sqXZPX6vCznq8RDIfuk1qoSRlaWKuFUnbkcrTSgHTiUWNc5osilRqkBcjcgssKkRlpXkVJZmk7Yw9-uJ6JNG_3BxNPmfFL6A-CcWDI</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Coding for jointly optimizing energy and peak current in deep sub-micron VLSI interconnects</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Kim, E. P. ; Hun-Seok Kim ; Goel, M.</creator><creatorcontrib>Kim, E. P. ; Hun-Seok Kim ; Goel, M.</creatorcontrib><description>In deep sub-micron processes, on-chip interconnect is becoming the delay bottleneck and predominant source of power consumption. Simultaneous switching of large buses pose a great challenge on peak current as well. In this paper, we present a novel bus coding technique, based on transition pattern codes (TPC), to perform joint optimization. A TPC scheme has been constructed employing a joint cost function on energy and peak current. The encoder and decoder of the code has been synthesized using a commercial 28nm process and the power, delay and area overhead has been evaluated. HSPICE simulations in 28nm show up to 70% reduction in peak current and 15% reduction in energy consumption compared to an uncoded bus.</description><identifier>ISSN: 0271-4302</identifier><identifier>ISBN: 9781467302180</identifier><identifier>ISBN: 146730218X</identifier><identifier>EISSN: 2158-1525</identifier><identifier>EISBN: 1467302198</identifier><identifier>EISBN: 9781467302173</identifier><identifier>EISBN: 9781467302197</identifier><identifier>EISBN: 1467302171</identifier><identifier>DOI: 10.1109/ISCAS.2012.6271974</identifier><language>eng</language><publisher>IEEE</publisher><subject>Cost function ; Decoding ; Delay ; Encoding ; Joints ; Very large scale integration</subject><ispartof>2012 IEEE International Symposium on Circuits and Systems (ISCAS), 2012, p.3090-3093</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6271974$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,27902,54530,54895,54907</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6271974$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Kim, E. P.</creatorcontrib><creatorcontrib>Hun-Seok Kim</creatorcontrib><creatorcontrib>Goel, M.</creatorcontrib><title>Coding for jointly optimizing energy and peak current in deep sub-micron VLSI interconnects</title><title>2012 IEEE International Symposium on Circuits and Systems (ISCAS)</title><addtitle>ISCAS</addtitle><description>In deep sub-micron processes, on-chip interconnect is becoming the delay bottleneck and predominant source of power consumption. Simultaneous switching of large buses pose a great challenge on peak current as well. In this paper, we present a novel bus coding technique, based on transition pattern codes (TPC), to perform joint optimization. A TPC scheme has been constructed employing a joint cost function on energy and peak current. The encoder and decoder of the code has been synthesized using a commercial 28nm process and the power, delay and area overhead has been evaluated. HSPICE simulations in 28nm show up to 70% reduction in peak current and 15% reduction in energy consumption compared to an uncoded bus.</description><subject>Cost function</subject><subject>Decoding</subject><subject>Delay</subject><subject>Encoding</subject><subject>Joints</subject><subject>Very large scale integration</subject><issn>0271-4302</issn><issn>2158-1525</issn><isbn>9781467302180</isbn><isbn>146730218X</isbn><isbn>1467302198</isbn><isbn>9781467302173</isbn><isbn>9781467302197</isbn><isbn>1467302171</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2012</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNo1kM1OwzAQhM2fRFv6AnDxC6R4N3FiH6uIQqVKHApcOFSOvalcWidy0kN5eoIop9HMp5nDMHYPYgYg9ONyXc7XMxSAsxwL0EV2wcaQ5UUqELS6ZCMEqRKQKK_YVBfqnylxzUZiqCTZYG_ZuOt2QqAQOY7YZ9k4H7a8biLfNT70-xNv2t4f_PdvTIHi9sRNcLwl88XtMUYKPfeBO6KWd8cqOXgbm8A_VuvlkPcUbRMC2b67Yze12Xc0PeuEvS-e3sqXZPX6vCznq8RDIfuk1qoSRlaWKuFUnbkcrTSgHTiUWNc5osilRqkBcjcgssKkRlpXkVJZmk7Yw9-uJ6JNG_3BxNPmfFL6A-CcWDI</recordid><startdate>201205</startdate><enddate>201205</enddate><creator>Kim, E. P.</creator><creator>Hun-Seok Kim</creator><creator>Goel, M.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>201205</creationdate><title>Coding for jointly optimizing energy and peak current in deep sub-micron VLSI interconnects</title><author>Kim, E. P. ; Hun-Seok Kim ; Goel, M.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-f98b0a5bceb0d8f4d62c5a19d1d252ff6220659259116dc5aec0a3a5cdbe88433</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2012</creationdate><topic>Cost function</topic><topic>Decoding</topic><topic>Delay</topic><topic>Encoding</topic><topic>Joints</topic><topic>Very large scale integration</topic><toplevel>online_resources</toplevel><creatorcontrib>Kim, E. P.</creatorcontrib><creatorcontrib>Hun-Seok Kim</creatorcontrib><creatorcontrib>Goel, M.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE/IET Electronic Library</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kim, E. P.</au><au>Hun-Seok Kim</au><au>Goel, M.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Coding for jointly optimizing energy and peak current in deep sub-micron VLSI interconnects</atitle><btitle>2012 IEEE International Symposium on Circuits and Systems (ISCAS)</btitle><stitle>ISCAS</stitle><date>2012-05</date><risdate>2012</risdate><spage>3090</spage><epage>3093</epage><pages>3090-3093</pages><issn>0271-4302</issn><eissn>2158-1525</eissn><isbn>9781467302180</isbn><isbn>146730218X</isbn><eisbn>1467302198</eisbn><eisbn>9781467302173</eisbn><eisbn>9781467302197</eisbn><eisbn>1467302171</eisbn><abstract>In deep sub-micron processes, on-chip interconnect is becoming the delay bottleneck and predominant source of power consumption. Simultaneous switching of large buses pose a great challenge on peak current as well. In this paper, we present a novel bus coding technique, based on transition pattern codes (TPC), to perform joint optimization. A TPC scheme has been constructed employing a joint cost function on energy and peak current. The encoder and decoder of the code has been synthesized using a commercial 28nm process and the power, delay and area overhead has been evaluated. HSPICE simulations in 28nm show up to 70% reduction in peak current and 15% reduction in energy consumption compared to an uncoded bus.</abstract><pub>IEEE</pub><doi>10.1109/ISCAS.2012.6271974</doi><tpages>4</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0271-4302
ispartof 2012 IEEE International Symposium on Circuits and Systems (ISCAS), 2012, p.3090-3093
issn 0271-4302
2158-1525
language eng
recordid cdi_ieee_primary_6271974
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Cost function
Decoding
Delay
Encoding
Joints
Very large scale integration
title Coding for jointly optimizing energy and peak current in deep sub-micron VLSI interconnects
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-02T11%3A02%3A00IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Coding%20for%20jointly%20optimizing%20energy%20and%20peak%20current%20in%20deep%20sub-micron%20VLSI%20interconnects&rft.btitle=2012%20IEEE%20International%20Symposium%20on%20Circuits%20and%20Systems%20(ISCAS)&rft.au=Kim,%20E.%20P.&rft.date=2012-05&rft.spage=3090&rft.epage=3093&rft.pages=3090-3093&rft.issn=0271-4302&rft.eissn=2158-1525&rft.isbn=9781467302180&rft.isbn_list=146730218X&rft_id=info:doi/10.1109/ISCAS.2012.6271974&rft.eisbn=1467302198&rft.eisbn_list=9781467302173&rft.eisbn_list=9781467302197&rft.eisbn_list=1467302171&rft_dat=%3Cieee_6IE%3E6271974%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i175t-f98b0a5bceb0d8f4d62c5a19d1d252ff6220659259116dc5aec0a3a5cdbe88433%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6271974&rfr_iscdi=true