A 10.35 mW/GFlop stacked SAR DSP unit using fine-grain partitioned 3D integration

In this paper we present a technique for implementing a fine-grain partitioned three-dimensional SAR DSP system using 3D placement of standard cells where only one of the 3D tiers is clocked to reduce clock power. We show how this technique was used to build the first fine-grain partitioned 3D integ...

Full description

Saved in:
Bibliographic Details
Main Authors: Thorolfsson, T., Lipa, S., Franzon, P. D.
Format: Conference Proceeding
Language:eng ; jpn
Subjects:
Clocks
Design automation
Digital signal processing
Integrated circuits
Semiconductor device measurement
Synthetic aperture radar
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:In this paper we present a technique for implementing a fine-grain partitioned three-dimensional SAR DSP system using 3D placement of standard cells where only one of the 3D tiers is clocked to reduce clock power. We show how this technique was used to build the first fine-grain partitioned 3D integrated system to be demonstrated with silicon measurements in the literature, which is an ultra efficient floating-point synthetic aperture radar (SAR) DSP processing unit. The processing unit was fabricated in two tiers of GlobalFoundries, 1.5 V 130nm process that were 3D stacked face-to-face by Tezzaron. After fabrication the test chip was measured to consume 4.14 mW of power while running at 40 MHz operating for an operating efficiency of 10.35 mW/GFlop.
ISSN:0886-5930
2152-3630
DOI:10.1109/CICC.2012.6330589