Energy-Efficient LDPC Decoders Based on Error-Resiliency

Low density parity check (LDPC) codes are used in various communication standards. However, LDPC decoders are complex and power hungry. In this paper, we present an energy-efficient LDPC decoder based on statistical error compensation (SEC). Three different size LDPC codes, (50,25), (800,400), and (...

Full description

Saved in:
Bibliographic Details
Main Authors: Kim, E. P., Shanbhag, N. R.
Format: Conference Proceeding
Language:English
Subjects:
Bit error rate
Decoding
Delay
Error resiliency
LDPC
low power
Parity check codes
Signal to noise ratio
Wires
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 154
container_issue
container_start_page 149
container_title
container_volume
creator Kim, E. P.
Shanbhag, N. R.
description Low density parity check (LDPC) codes are used in various communication standards. However, LDPC decoders are complex and power hungry. In this paper, we present an energy-efficient LDPC decoder based on statistical error compensation (SEC). Three different size LDPC codes, (50,25), (800,400), and (1800,900) were implemented with 5 iterations/block. Circuit simulations in a commercial 45nm process show that the SEC based LDPC decoder can operate at a supply voltage up to 38% less than the nominal voltage and tolerate up to 30× more errors over an SNR range of 3dB to 8dB, while maintaining less than 3× degradation in BER. This is equivalent with energy savings of 45.7% compared to conventional LDPC decoders, and 33.2% compared to a sign bit protected LDPC decoder.
doi_str_mv 10.1109/SiPS.2012.60
format conference_proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_6363198</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6363198</ieee_id><sourcerecordid>6363198</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-1f63542cb72c6617dd609b1d66b7c209a624d2226ead4e1f97e95b6c6220163</originalsourceid><addsrcrecordid>eNo9jztPwzAURs1LoilsbCz5Aw72tX0dj5CGhxSJijCwVYl9g4xKgpwu_fetBGL6hnN0pI-xGykKKYW7a-O6LUBIKFCcsExYdEaXBtUpW4BE4MpYccYyqdEqcCV-nP8DhEuWzfOXEKgN4IKV9Ujpc8_rYYg-0rjLm9W6ylfkp0Bpzh-6mUI-jXmd0pT4G81xe9T8_opdDN12puu_XbL2sX6vnnnz-vRS3Tc8Smt2XA6ojAbfW_CI0oaAwvUyIPbWg3Adgg4AgNQFTXJwlpzp0SMcH6JastvfaiSizU-K313ab1Chkq5UB6YVRvc</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Energy-Efficient LDPC Decoders Based on Error-Resiliency</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Kim, E. P. ; Shanbhag, N. R.</creator><creatorcontrib>Kim, E. P. ; Shanbhag, N. R.</creatorcontrib><description>Low density parity check (LDPC) codes are used in various communication standards. However, LDPC decoders are complex and power hungry. In this paper, we present an energy-efficient LDPC decoder based on statistical error compensation (SEC). Three different size LDPC codes, (50,25), (800,400), and (1800,900) were implemented with 5 iterations/block. Circuit simulations in a commercial 45nm process show that the SEC based LDPC decoder can operate at a supply voltage up to 38% less than the nominal voltage and tolerate up to 30× more errors over an SNR range of 3dB to 8dB, while maintaining less than 3× degradation in BER. This is equivalent with energy savings of 45.7% compared to conventional LDPC decoders, and 33.2% compared to a sign bit protected LDPC decoder.</description><identifier>ISSN: 2162-3562</identifier><identifier>ISBN: 146732986X</identifier><identifier>ISBN: 9781467329866</identifier><identifier>EISSN: 2162-3570</identifier><identifier>EISBN: 0769548563</identifier><identifier>EISBN: 9781467329873</identifier><identifier>EISBN: 9780769548562</identifier><identifier>EISBN: 1467329878</identifier><identifier>DOI: 10.1109/SiPS.2012.60</identifier><identifier>CODEN: IEEPAD</identifier><language>eng</language><publisher>IEEE</publisher><subject>Bit error rate ; Decoding ; Delay ; Error resiliency ; LDPC ; low power ; Parity check codes ; Signal to noise ratio ; Wires</subject><ispartof>2012 IEEE Workshop on Signal Processing Systems, 2012, p.149-154</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6363198$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,27902,54530,54895,54907</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6363198$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Kim, E. P.</creatorcontrib><creatorcontrib>Shanbhag, N. R.</creatorcontrib><title>Energy-Efficient LDPC Decoders Based on Error-Resiliency</title><title>2012 IEEE Workshop on Signal Processing Systems</title><addtitle>sips</addtitle><description>Low density parity check (LDPC) codes are used in various communication standards. However, LDPC decoders are complex and power hungry. In this paper, we present an energy-efficient LDPC decoder based on statistical error compensation (SEC). Three different size LDPC codes, (50,25), (800,400), and (1800,900) were implemented with 5 iterations/block. Circuit simulations in a commercial 45nm process show that the SEC based LDPC decoder can operate at a supply voltage up to 38% less than the nominal voltage and tolerate up to 30× more errors over an SNR range of 3dB to 8dB, while maintaining less than 3× degradation in BER. This is equivalent with energy savings of 45.7% compared to conventional LDPC decoders, and 33.2% compared to a sign bit protected LDPC decoder.</description><subject>Bit error rate</subject><subject>Decoding</subject><subject>Delay</subject><subject>Error resiliency</subject><subject>LDPC</subject><subject>low power</subject><subject>Parity check codes</subject><subject>Signal to noise ratio</subject><subject>Wires</subject><issn>2162-3562</issn><issn>2162-3570</issn><isbn>146732986X</isbn><isbn>9781467329866</isbn><isbn>0769548563</isbn><isbn>9781467329873</isbn><isbn>9780769548562</isbn><isbn>1467329878</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2012</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNo9jztPwzAURs1LoilsbCz5Aw72tX0dj5CGhxSJijCwVYl9g4xKgpwu_fetBGL6hnN0pI-xGykKKYW7a-O6LUBIKFCcsExYdEaXBtUpW4BE4MpYccYyqdEqcCV-nP8DhEuWzfOXEKgN4IKV9Ujpc8_rYYg-0rjLm9W6ylfkp0Bpzh-6mUI-jXmd0pT4G81xe9T8_opdDN12puu_XbL2sX6vnnnz-vRS3Tc8Smt2XA6ojAbfW_CI0oaAwvUyIPbWg3Adgg4AgNQFTXJwlpzp0SMcH6JastvfaiSizU-K313ab1Chkq5UB6YVRvc</recordid><startdate>201210</startdate><enddate>201210</enddate><creator>Kim, E. P.</creator><creator>Shanbhag, N. R.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201210</creationdate><title>Energy-Efficient LDPC Decoders Based on Error-Resiliency</title><author>Kim, E. P. ; Shanbhag, N. R.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-1f63542cb72c6617dd609b1d66b7c209a624d2226ead4e1f97e95b6c6220163</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2012</creationdate><topic>Bit error rate</topic><topic>Decoding</topic><topic>Delay</topic><topic>Error resiliency</topic><topic>LDPC</topic><topic>low power</topic><topic>Parity check codes</topic><topic>Signal to noise ratio</topic><topic>Wires</topic><toplevel>online_resources</toplevel><creatorcontrib>Kim, E. P.</creatorcontrib><creatorcontrib>Shanbhag, N. R.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Xplore Digital Library</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kim, E. P.</au><au>Shanbhag, N. R.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Energy-Efficient LDPC Decoders Based on Error-Resiliency</atitle><btitle>2012 IEEE Workshop on Signal Processing Systems</btitle><stitle>sips</stitle><date>2012-10</date><risdate>2012</risdate><spage>149</spage><epage>154</epage><pages>149-154</pages><issn>2162-3562</issn><eissn>2162-3570</eissn><isbn>146732986X</isbn><isbn>9781467329866</isbn><eisbn>0769548563</eisbn><eisbn>9781467329873</eisbn><eisbn>9780769548562</eisbn><eisbn>1467329878</eisbn><coden>IEEPAD</coden><abstract>Low density parity check (LDPC) codes are used in various communication standards. However, LDPC decoders are complex and power hungry. In this paper, we present an energy-efficient LDPC decoder based on statistical error compensation (SEC). Three different size LDPC codes, (50,25), (800,400), and (1800,900) were implemented with 5 iterations/block. Circuit simulations in a commercial 45nm process show that the SEC based LDPC decoder can operate at a supply voltage up to 38% less than the nominal voltage and tolerate up to 30× more errors over an SNR range of 3dB to 8dB, while maintaining less than 3× degradation in BER. This is equivalent with energy savings of 45.7% compared to conventional LDPC decoders, and 33.2% compared to a sign bit protected LDPC decoder.</abstract><pub>IEEE</pub><doi>10.1109/SiPS.2012.60</doi><tpages>6</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 2162-3562
ispartof 2012 IEEE Workshop on Signal Processing Systems, 2012, p.149-154
issn 2162-3562
2162-3570
language eng
recordid cdi_ieee_primary_6363198
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Bit error rate
Decoding
Delay
Error resiliency
LDPC
low power
Parity check codes
Signal to noise ratio
Wires
title Energy-Efficient LDPC Decoders Based on Error-Resiliency
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-02T11%3A01%3A11IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Energy-Efficient%20LDPC%20Decoders%20Based%20on%20Error-Resiliency&rft.btitle=2012%20IEEE%20Workshop%20on%20Signal%20Processing%20Systems&rft.au=Kim,%20E.%20P.&rft.date=2012-10&rft.spage=149&rft.epage=154&rft.pages=149-154&rft.issn=2162-3562&rft.eissn=2162-3570&rft.isbn=146732986X&rft.isbn_list=9781467329866&rft.coden=IEEPAD&rft_id=info:doi/10.1109/SiPS.2012.60&rft.eisbn=0769548563&rft.eisbn_list=9781467329873&rft.eisbn_list=9780769548562&rft.eisbn_list=1467329878&rft_dat=%3Cieee_6IE%3E6363198%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i175t-1f63542cb72c6617dd609b1d66b7c209a624d2226ead4e1f97e95b6c6220163%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6363198&rfr_iscdi=true