High-Performance Computing Based on Heterogeneous and Reconfigurable Architectures

This paper aims to describe a proposal of a reconfigurable and heterogeneous computing architecture for digital signal processing on embedded systems, based on the cooperative code execution between DSP (Digital Signal Processor) and FPGAs (Field-Programmable Gate Arrays). In order to validate this...

Full description

Saved in:
Bibliographic Details
Main Authors: Sousa, E. R., Meloni, L. G. P.
Format: Conference Proceeding
Language:English
Subjects:
Computer architecture
Digital signal processing
Discrete cosine transforms
DSP
Embedded Systems
Field programmable gate arrays
FPGA
Hardware
High Performance Computing
Signal processing algorithms
Software
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper aims to describe a proposal of a reconfigurable and heterogeneous computing architecture for digital signal processing on embedded systems, based on the cooperative code execution between DSP (Digital Signal Processor) and FPGAs (Field-Programmable Gate Arrays). In order to validate this approach, some scenarios has been developed for processing using FFT (Fast Fourier Transform) and DCT (Discrete Cosine Transform) algorithm, which has been one of the main module used for digital image compression and also is applied in several coding schemes, such as JPEG, MPEGx and H.26x.
DOI:10.1109/CICN.2012.125