An 8mW ultra low power 60GHz direct-conversion receiver with 55dB gain and 4.9dB noise figure in 65nm CMOS

An ultra low power direct-conversion receiver is demonstrated for V-band 60GHz applications in 65nm CMOS process. The power consumption is significantly reduced by the design of low-power low noise amplifier (LNA), transconductance mixer and variable gain amplifier (VGA). A compact quadrature-hybrid...

Full description

Saved in:
Bibliographic Details
Main Authors: Yang Shang, Deyun Cai, Wei Fei, Hao Yu, Junyan Ren
Format: Conference Proceeding
Language:English
Subjects:
60GHz receiver
CMOS 65nm
CMOS integrated circuits
Couplers
Low-power electronics
Mixers
Noise measurement
Receivers
Transconductance
ultra low power
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:An ultra low power direct-conversion receiver is demonstrated for V-band 60GHz applications in 65nm CMOS process. The power consumption is significantly reduced by the design of low-power low noise amplifier (LNA), transconductance mixer and variable gain amplifier (VGA). A compact quadrature-hybrid coupler is developed for transconductance mixer for the reduction of both power and area. The proposed receiver (0.34mm 2 chip area) is measured with 8mW power, the minimum single-side-band (SSB) noise figure (NF) of 4.9dB, and the maximum power conversion gain of 55dB.
DOI:10.1109/RFIT.2012.6401609