Field programmable gate array system for real-time IRIS recognition

Iris recognition is one of the most flawless recognition methods in biometrics. However, most of iris recognition algorithms are implemented based on sequential operations running on central processing units (CPUs). In this article we propose a prototype design for iris recognition based on field-pr...

Full description

Saved in:
Bibliographic Details
Main Authors: Hematian, A., Manaf, A. A., Chuprat, S., Khaleghparast, R., Yazdani, S.
Format: Conference Proceeding
Language:English
Subjects:
Biometrics
Clocks
Feature extraction
Field programmable gate arrays
FPGA
Hardware
Humans
Identification
Iris
Iris recognition
Pattern matching
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Iris recognition is one of the most flawless recognition methods in biometrics. However, most of iris recognition algorithms are implemented based on sequential operations running on central processing units (CPUs). In this article we propose a prototype design for iris recognition based on field-programmable gate array (FPGA) in order to improve iris recognition performance by parallel computing. Time-consuming iris recognition sub-processes are fully implemented in parallel to achieve optimum performance. Unlike commonly used iris recognition methods that first capture a single image of an eye and then start the recognition process, we achieved to speed up the iris recognition process by localizing the pupil and the iris boundaries, unwrapping the iris image and extracting features of the iris image while image capturing was in progress. Consequently, live images from human eye can be processed continuously without any delay. We conclude that iris recognition acceleration by parallel computing can be a complete success when it is implemented on low-cost FPGAs.
DOI:10.1109/ICOS.2012.6417657