Comparative study of comparator and encoder in a 4-bit Flash ADC using 0.18μm CMOS technology

This paper describes a comparative study of comparator and encoder in 4-bit Flash Analog to Digital Converter (ADC) for Pipeline ADC to obtain a high speed ADC. In this paper, the conventional comparator is replaced with an open loop comparator and the non-ROM type encoder is used as the alternative...

Full description

Saved in:
Bibliographic Details
Main Authors: Halim, I. S. A., Hassan, S. L. M., Akbar, N. D. b. M., Rahim, A. A. A.
Format: Conference Proceeding
Language:English
Subjects:
CMOS integrated circuits
Flash ADC
Layout
Logic gates
Open Loop Comparator
Power dissipation
Propagation delay
Simulation
Time-frequency analysis
XOR Encoder
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 38
container_issue
container_start_page 35
container_title
container_volume
creator Halim, I. S. A.
Hassan, S. L. M.
Akbar, N. D. b. M.
Rahim, A. A. A.
description This paper describes a comparative study of comparator and encoder in 4-bit Flash Analog to Digital Converter (ADC) for Pipeline ADC to obtain a high speed ADC. In this paper, the conventional comparator is replaced with an open loop comparator and the non-ROM type encoder is used as the alternative for the conventional encoder. It is implemented using 0.18μm CMOS technology. Generally, the Silvaco Electronic Design Automation (EDA) tools is used for drawing the schematics, do the simulations and designing the layout of the proposed Flash ADC. The simulation results include 1.8V analog input range and 24.2662 mW of power dissipation at maximum sampling frequency of 500MHz with the lowest propagation delay time of 539.61ps.
doi_str_mv 10.1109/ISCAIE.2012.6482064
format conference_proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_6482064</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6482064</ieee_id><sourcerecordid>6482064</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-437effcacd0b4cd401d9cb5013f141b7d3fca58432bbf64a43e33d9d5963036c3</originalsourceid><addsrcrecordid>eNo1UEtOwzAUNEJIQMkJunkXSLH9HCdeRqGFSEVdtGsqx3Zao3yqJEXK3TgDZyISYTWaGc3TmyFkyeiKMaqe832W5usVp4yvpEg4leKGBCpOmJAxIkWUt-Txn3B1T4K-_6SUTmnJmXwgH1lbX3SnB__loB-udoS2BDOLbQe6seAa01rXgW9AgwgLP8Cm0v0Z0pcMrr1vTjA9lPx815C97_YwOHNu2qo9jU_krtRV74IZF-SwWR-yt3C7e82zdBt6RYdQYOzK0mhjaSGMFZRZZYqIMiyZYEVscTKjRCAvilIKLdAhWmUjJada0uCCLP_Oeufc8dL5WnfjcV4EfwEc_1ST</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Comparative study of comparator and encoder in a 4-bit Flash ADC using 0.18μm CMOS technology</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Halim, I. S. A. ; Hassan, S. L. M. ; Akbar, N. D. b. M. ; Rahim, A. A. A.</creator><creatorcontrib>Halim, I. S. A. ; Hassan, S. L. M. ; Akbar, N. D. b. M. ; Rahim, A. A. A.</creatorcontrib><description>This paper describes a comparative study of comparator and encoder in 4-bit Flash Analog to Digital Converter (ADC) for Pipeline ADC to obtain a high speed ADC. In this paper, the conventional comparator is replaced with an open loop comparator and the non-ROM type encoder is used as the alternative for the conventional encoder. It is implemented using 0.18μm CMOS technology. Generally, the Silvaco Electronic Design Automation (EDA) tools is used for drawing the schematics, do the simulations and designing the layout of the proposed Flash ADC. The simulation results include 1.8V analog input range and 24.2662 mW of power dissipation at maximum sampling frequency of 500MHz with the lowest propagation delay time of 539.61ps.</description><identifier>ISBN: 1467330329</identifier><identifier>ISBN: 9781467330329</identifier><identifier>EISBN: 9781467330336</identifier><identifier>EISBN: 1467330310</identifier><identifier>EISBN: 1467330337</identifier><identifier>EISBN: 9781467330312</identifier><identifier>DOI: 10.1109/ISCAIE.2012.6482064</identifier><language>eng</language><publisher>IEEE</publisher><subject>CMOS integrated circuits ; Flash ADC ; Layout ; Logic gates ; Open Loop Comparator ; Power dissipation ; Propagation delay ; Simulation ; Time-frequency analysis ; XOR Encoder</subject><ispartof>2012 International Symposium on Computer Applications and Industrial Electronics (ISCAIE), 2012, p.35-38</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6482064$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6482064$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Halim, I. S. A.</creatorcontrib><creatorcontrib>Hassan, S. L. M.</creatorcontrib><creatorcontrib>Akbar, N. D. b. M.</creatorcontrib><creatorcontrib>Rahim, A. A. A.</creatorcontrib><title>Comparative study of comparator and encoder in a 4-bit Flash ADC using 0.18μm CMOS technology</title><title>2012 International Symposium on Computer Applications and Industrial Electronics (ISCAIE)</title><addtitle>ISCAIE</addtitle><description>This paper describes a comparative study of comparator and encoder in 4-bit Flash Analog to Digital Converter (ADC) for Pipeline ADC to obtain a high speed ADC. In this paper, the conventional comparator is replaced with an open loop comparator and the non-ROM type encoder is used as the alternative for the conventional encoder. It is implemented using 0.18μm CMOS technology. Generally, the Silvaco Electronic Design Automation (EDA) tools is used for drawing the schematics, do the simulations and designing the layout of the proposed Flash ADC. The simulation results include 1.8V analog input range and 24.2662 mW of power dissipation at maximum sampling frequency of 500MHz with the lowest propagation delay time of 539.61ps.</description><subject>CMOS integrated circuits</subject><subject>Flash ADC</subject><subject>Layout</subject><subject>Logic gates</subject><subject>Open Loop Comparator</subject><subject>Power dissipation</subject><subject>Propagation delay</subject><subject>Simulation</subject><subject>Time-frequency analysis</subject><subject>XOR Encoder</subject><isbn>1467330329</isbn><isbn>9781467330329</isbn><isbn>9781467330336</isbn><isbn>1467330310</isbn><isbn>1467330337</isbn><isbn>9781467330312</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2012</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNo1UEtOwzAUNEJIQMkJunkXSLH9HCdeRqGFSEVdtGsqx3Zao3yqJEXK3TgDZyISYTWaGc3TmyFkyeiKMaqe832W5usVp4yvpEg4leKGBCpOmJAxIkWUt-Txn3B1T4K-_6SUTmnJmXwgH1lbX3SnB__loB-udoS2BDOLbQe6seAa01rXgW9AgwgLP8Cm0v0Z0pcMrr1vTjA9lPx815C97_YwOHNu2qo9jU_krtRV74IZF-SwWR-yt3C7e82zdBt6RYdQYOzK0mhjaSGMFZRZZYqIMiyZYEVscTKjRCAvilIKLdAhWmUjJada0uCCLP_Oeufc8dL5WnfjcV4EfwEc_1ST</recordid><startdate>201212</startdate><enddate>201212</enddate><creator>Halim, I. S. A.</creator><creator>Hassan, S. L. M.</creator><creator>Akbar, N. D. b. M.</creator><creator>Rahim, A. A. A.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201212</creationdate><title>Comparative study of comparator and encoder in a 4-bit Flash ADC using 0.18μm CMOS technology</title><author>Halim, I. S. A. ; Hassan, S. L. M. ; Akbar, N. D. b. M. ; Rahim, A. A. A.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-437effcacd0b4cd401d9cb5013f141b7d3fca58432bbf64a43e33d9d5963036c3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2012</creationdate><topic>CMOS integrated circuits</topic><topic>Flash ADC</topic><topic>Layout</topic><topic>Logic gates</topic><topic>Open Loop Comparator</topic><topic>Power dissipation</topic><topic>Propagation delay</topic><topic>Simulation</topic><topic>Time-frequency analysis</topic><topic>XOR Encoder</topic><toplevel>online_resources</toplevel><creatorcontrib>Halim, I. S. A.</creatorcontrib><creatorcontrib>Hassan, S. L. M.</creatorcontrib><creatorcontrib>Akbar, N. D. b. M.</creatorcontrib><creatorcontrib>Rahim, A. A. A.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Xplore</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Halim, I. S. A.</au><au>Hassan, S. L. M.</au><au>Akbar, N. D. b. M.</au><au>Rahim, A. A. A.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Comparative study of comparator and encoder in a 4-bit Flash ADC using 0.18μm CMOS technology</atitle><btitle>2012 International Symposium on Computer Applications and Industrial Electronics (ISCAIE)</btitle><stitle>ISCAIE</stitle><date>2012-12</date><risdate>2012</risdate><spage>35</spage><epage>38</epage><pages>35-38</pages><isbn>1467330329</isbn><isbn>9781467330329</isbn><eisbn>9781467330336</eisbn><eisbn>1467330310</eisbn><eisbn>1467330337</eisbn><eisbn>9781467330312</eisbn><abstract>This paper describes a comparative study of comparator and encoder in 4-bit Flash Analog to Digital Converter (ADC) for Pipeline ADC to obtain a high speed ADC. In this paper, the conventional comparator is replaced with an open loop comparator and the non-ROM type encoder is used as the alternative for the conventional encoder. It is implemented using 0.18μm CMOS technology. Generally, the Silvaco Electronic Design Automation (EDA) tools is used for drawing the schematics, do the simulations and designing the layout of the proposed Flash ADC. The simulation results include 1.8V analog input range and 24.2662 mW of power dissipation at maximum sampling frequency of 500MHz with the lowest propagation delay time of 539.61ps.</abstract><pub>IEEE</pub><doi>10.1109/ISCAIE.2012.6482064</doi><tpages>4</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 1467330329
ispartof 2012 International Symposium on Computer Applications and Industrial Electronics (ISCAIE), 2012, p.35-38
issn
language eng
recordid cdi_ieee_primary_6482064
source IEEE Electronic Library (IEL) Conference Proceedings
subjects CMOS integrated circuits
Flash ADC
Layout
Logic gates
Open Loop Comparator
Power dissipation
Propagation delay
Simulation
Time-frequency analysis
XOR Encoder
title Comparative study of comparator and encoder in a 4-bit Flash ADC using 0.18μm CMOS technology
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T10%3A39%3A57IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Comparative%20study%20of%20comparator%20and%20encoder%20in%20a%204-bit%20Flash%20ADC%20using%200.18%CE%BCm%20CMOS%20technology&rft.btitle=2012%20International%20Symposium%20on%20Computer%20Applications%20and%20Industrial%20Electronics%20(ISCAIE)&rft.au=Halim,%20I.%20S.%20A.&rft.date=2012-12&rft.spage=35&rft.epage=38&rft.pages=35-38&rft.isbn=1467330329&rft.isbn_list=9781467330329&rft_id=info:doi/10.1109/ISCAIE.2012.6482064&rft.eisbn=9781467330336&rft.eisbn_list=1467330310&rft.eisbn_list=1467330337&rft.eisbn_list=9781467330312&rft_dat=%3Cieee_6IE%3E6482064%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i90t-437effcacd0b4cd401d9cb5013f141b7d3fca58432bbf64a43e33d9d5963036c3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6482064&rfr_iscdi=true