A novel memory architecture for multicore SDR systems

For conventional wireless transceiver architectures with software-defined radio (SDR) technology, the communication between microcontrollers, DSPs (digital signal processors), and memories are through public shared buses. As wireless standards change frequently, the demands of bus bandwidth increase...

Full description

Saved in:
Bibliographic Details
Main Authors: Wei-Min Cheng, Yao-Hua Chen, Pei-Wei Hsu, Chun-Fan Wei, Chia-Pin Chen, Hsun-Lun Huang
Format: Conference Proceeding
Language:English
Subjects:
application-specific instruction-set processor (ASIP)
electronic system-level (ESL)
IEEE 802.11p
software-defined radio (SDR)
wireless communications
wireless local area network (WLAN)
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 401
container_issue
container_start_page 398
container_title
container_volume 1
creator Wei-Min Cheng
Yao-Hua Chen
Pei-Wei Hsu
Chun-Fan Wei
Chia-Pin Chen
Hsun-Lun Huang
description For conventional wireless transceiver architectures with software-defined radio (SDR) technology, the communication between microcontrollers, DSPs (digital signal processors), and memories are through public shared buses. As wireless standards change frequently, the demands of bus bandwidth increase. To avoid bus bottlenecks and to get better performance, the wireless transceiver architectures with concatenate memories and concatenate buses are proposed. The application-specific instruction-set processor (ASIP) for the IEEE 802.11p standard and the electronic system-level (ESL) virtual platform for the inner receiver of IEEE 802.11p are built. Via the proposed transceiver architectures with concatenate memories and concatenate buses, the bandwidth of communication between DSPs through public shared buses can be saved because the communications between DSPs and concatenate memories are through concatenate buses.
doi_str_mv 10.1109/ICoSP.2012.6491685
format conference_proceeding
fullrecord <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_6491685</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6491685</ieee_id><sourcerecordid>6491685</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-e3cf6c65978af28bd76e93fc8643e1d31257c55d3ee9965c01d5b1f0c401f1263</originalsourceid><addsrcrecordid>eNo1j81KAzEURiMqWOu8gG7yAjPm5ucmWZb6VygoVtdlmrnBkRlHkqkwb2_BujqczeH7GLsGUQEIf7taDpuXSgqQFWoP6MwJuwSNVknwVp-ywlv37-jP2EwC6tJICResyPlTCKHAOVQ4Y2bBv4Yf6nhP_ZAmXqfw0Y4Uxn0iHofE-303tmE42Obulecpj9TnK3Ye6y5TceScvT_cvy2fyvXz42q5WJctWDOWpELEgOawp47S7RqL5FUMDrUiaBRIY4MxjSLyHk0Q0JgdRBG0gAgS1Zzd_HVbItp-p7av07Q9vla_mkNIhA</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A novel memory architecture for multicore SDR systems</title><source>IEEE Xplore All Conference Series</source><creator>Wei-Min Cheng ; Yao-Hua Chen ; Pei-Wei Hsu ; Chun-Fan Wei ; Chia-Pin Chen ; Hsun-Lun Huang</creator><creatorcontrib>Wei-Min Cheng ; Yao-Hua Chen ; Pei-Wei Hsu ; Chun-Fan Wei ; Chia-Pin Chen ; Hsun-Lun Huang</creatorcontrib><description>For conventional wireless transceiver architectures with software-defined radio (SDR) technology, the communication between microcontrollers, DSPs (digital signal processors), and memories are through public shared buses. As wireless standards change frequently, the demands of bus bandwidth increase. To avoid bus bottlenecks and to get better performance, the wireless transceiver architectures with concatenate memories and concatenate buses are proposed. The application-specific instruction-set processor (ASIP) for the IEEE 802.11p standard and the electronic system-level (ESL) virtual platform for the inner receiver of IEEE 802.11p are built. Via the proposed transceiver architectures with concatenate memories and concatenate buses, the bandwidth of communication between DSPs through public shared buses can be saved because the communications between DSPs and concatenate memories are through concatenate buses.</description><identifier>ISSN: 2164-5221</identifier><identifier>ISBN: 9781467321969</identifier><identifier>ISBN: 1467321966</identifier><identifier>EISBN: 1467321974</identifier><identifier>EISBN: 9781467321952</identifier><identifier>EISBN: 1467321958</identifier><identifier>EISBN: 9781467321976</identifier><identifier>DOI: 10.1109/ICoSP.2012.6491685</identifier><language>eng</language><publisher>IEEE</publisher><subject>application-specific instruction-set processor (ASIP) ; electronic system-level (ESL) ; IEEE 802.11p ; software-defined radio (SDR) ; wireless communications ; wireless local area network (WLAN)</subject><ispartof>2012 IEEE 11th International Conference on Signal Processing, 2012, Vol.1, p.398-401</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6491685$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,27899,54527,54892,54904</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6491685$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Wei-Min Cheng</creatorcontrib><creatorcontrib>Yao-Hua Chen</creatorcontrib><creatorcontrib>Pei-Wei Hsu</creatorcontrib><creatorcontrib>Chun-Fan Wei</creatorcontrib><creatorcontrib>Chia-Pin Chen</creatorcontrib><creatorcontrib>Hsun-Lun Huang</creatorcontrib><title>A novel memory architecture for multicore SDR systems</title><title>2012 IEEE 11th International Conference on Signal Processing</title><addtitle>ICoSP</addtitle><description>For conventional wireless transceiver architectures with software-defined radio (SDR) technology, the communication between microcontrollers, DSPs (digital signal processors), and memories are through public shared buses. As wireless standards change frequently, the demands of bus bandwidth increase. To avoid bus bottlenecks and to get better performance, the wireless transceiver architectures with concatenate memories and concatenate buses are proposed. The application-specific instruction-set processor (ASIP) for the IEEE 802.11p standard and the electronic system-level (ESL) virtual platform for the inner receiver of IEEE 802.11p are built. Via the proposed transceiver architectures with concatenate memories and concatenate buses, the bandwidth of communication between DSPs through public shared buses can be saved because the communications between DSPs and concatenate memories are through concatenate buses.</description><subject>application-specific instruction-set processor (ASIP)</subject><subject>electronic system-level (ESL)</subject><subject>IEEE 802.11p</subject><subject>software-defined radio (SDR)</subject><subject>wireless communications</subject><subject>wireless local area network (WLAN)</subject><issn>2164-5221</issn><isbn>9781467321969</isbn><isbn>1467321966</isbn><isbn>1467321974</isbn><isbn>9781467321952</isbn><isbn>1467321958</isbn><isbn>9781467321976</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2012</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNo1j81KAzEURiMqWOu8gG7yAjPm5ucmWZb6VygoVtdlmrnBkRlHkqkwb2_BujqczeH7GLsGUQEIf7taDpuXSgqQFWoP6MwJuwSNVknwVp-ywlv37-jP2EwC6tJICResyPlTCKHAOVQ4Y2bBv4Yf6nhP_ZAmXqfw0Y4Uxn0iHofE-303tmE42Obulecpj9TnK3Ye6y5TceScvT_cvy2fyvXz42q5WJctWDOWpELEgOawp47S7RqL5FUMDrUiaBRIY4MxjSLyHk0Q0JgdRBG0gAgS1Zzd_HVbItp-p7av07Q9vla_mkNIhA</recordid><startdate>201210</startdate><enddate>201210</enddate><creator>Wei-Min Cheng</creator><creator>Yao-Hua Chen</creator><creator>Pei-Wei Hsu</creator><creator>Chun-Fan Wei</creator><creator>Chia-Pin Chen</creator><creator>Hsun-Lun Huang</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201210</creationdate><title>A novel memory architecture for multicore SDR systems</title><author>Wei-Min Cheng ; Yao-Hua Chen ; Pei-Wei Hsu ; Chun-Fan Wei ; Chia-Pin Chen ; Hsun-Lun Huang</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-e3cf6c65978af28bd76e93fc8643e1d31257c55d3ee9965c01d5b1f0c401f1263</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2012</creationdate><topic>application-specific instruction-set processor (ASIP)</topic><topic>electronic system-level (ESL)</topic><topic>IEEE 802.11p</topic><topic>software-defined radio (SDR)</topic><topic>wireless communications</topic><topic>wireless local area network (WLAN)</topic><toplevel>online_resources</toplevel><creatorcontrib>Wei-Min Cheng</creatorcontrib><creatorcontrib>Yao-Hua Chen</creatorcontrib><creatorcontrib>Pei-Wei Hsu</creatorcontrib><creatorcontrib>Chun-Fan Wei</creatorcontrib><creatorcontrib>Chia-Pin Chen</creatorcontrib><creatorcontrib>Hsun-Lun Huang</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE/IET Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Wei-Min Cheng</au><au>Yao-Hua Chen</au><au>Pei-Wei Hsu</au><au>Chun-Fan Wei</au><au>Chia-Pin Chen</au><au>Hsun-Lun Huang</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A novel memory architecture for multicore SDR systems</atitle><btitle>2012 IEEE 11th International Conference on Signal Processing</btitle><stitle>ICoSP</stitle><date>2012-10</date><risdate>2012</risdate><volume>1</volume><spage>398</spage><epage>401</epage><pages>398-401</pages><issn>2164-5221</issn><isbn>9781467321969</isbn><isbn>1467321966</isbn><eisbn>1467321974</eisbn><eisbn>9781467321952</eisbn><eisbn>1467321958</eisbn><eisbn>9781467321976</eisbn><abstract>For conventional wireless transceiver architectures with software-defined radio (SDR) technology, the communication between microcontrollers, DSPs (digital signal processors), and memories are through public shared buses. As wireless standards change frequently, the demands of bus bandwidth increase. To avoid bus bottlenecks and to get better performance, the wireless transceiver architectures with concatenate memories and concatenate buses are proposed. The application-specific instruction-set processor (ASIP) for the IEEE 802.11p standard and the electronic system-level (ESL) virtual platform for the inner receiver of IEEE 802.11p are built. Via the proposed transceiver architectures with concatenate memories and concatenate buses, the bandwidth of communication between DSPs through public shared buses can be saved because the communications between DSPs and concatenate memories are through concatenate buses.</abstract><pub>IEEE</pub><doi>10.1109/ICoSP.2012.6491685</doi><tpages>4</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 2164-5221
ispartof 2012 IEEE 11th International Conference on Signal Processing, 2012, Vol.1, p.398-401
issn 2164-5221
language eng
recordid cdi_ieee_primary_6491685
source IEEE Xplore All Conference Series
subjects application-specific instruction-set processor (ASIP)
electronic system-level (ESL)
IEEE 802.11p
software-defined radio (SDR)
wireless communications
wireless local area network (WLAN)
title A novel memory architecture for multicore SDR systems
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-25T19%3A45%3A56IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20novel%20memory%20architecture%20for%20multicore%20SDR%20systems&rft.btitle=2012%20IEEE%2011th%20International%20Conference%20on%20Signal%20Processing&rft.au=Wei-Min%20Cheng&rft.date=2012-10&rft.volume=1&rft.spage=398&rft.epage=401&rft.pages=398-401&rft.issn=2164-5221&rft.isbn=9781467321969&rft.isbn_list=1467321966&rft_id=info:doi/10.1109/ICoSP.2012.6491685&rft.eisbn=1467321974&rft.eisbn_list=9781467321952&rft.eisbn_list=1467321958&rft.eisbn_list=9781467321976&rft_dat=%3Cieee_CHZPO%3E6491685%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i175t-e3cf6c65978af28bd76e93fc8643e1d31257c55d3ee9965c01d5b1f0c401f1263%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6491685&rfr_iscdi=true