A low power single phase clock distribution using VLSI technology

The clock distribution network consumes nearly 70% of the total power consumed by the IC since this is the only signal which has the highest switching activity. Normally for a multi clock domain network we develop a multiple PLL to cater the need, this project aim for developing a low power single c...

Full description

Saved in:
Bibliographic Details
Main Authors: Indhumathi, A., Sathishkumar, A.
Format: Conference Proceeding
Language:English
Subjects:
CMOS integrated circuits
Educational institutions
Frequency conversion
Frequency synthesizers
Logic gates
Switches
Wireless LAN
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The clock distribution network consumes nearly 70% of the total power consumed by the IC since this is the only signal which has the highest switching activity. Normally for a multi clock domain network we develop a multiple PLL to cater the need, this project aim for developing a low power single clock multiband network which will supply for the multi clock domain network. This project is highly useful and recommended for communication applications like Bluetooth, Zigbee. WLAN frequency synthesizers are proposed based on pulse-swallow topology and the designed is modeled using Verilog simulated using Modelsim and implemented in Xilinx.
DOI:10.1109/ICEVENT.2013.6496592