Novel high speed vedic mathematics multiplier using compressors

• Main Authors: Huddar, S. R., Rupanagudi, S. R., Kalpana, M., Mohan, S.
• Format: Conference Proceeding
• Language: English
• Subjects: 4:2 Compressor; 7:2 Compressor; Adders; Booth's multiplier; Compressors; Computer architecture; Field programmable gate arrays; high speed multiplier; Mathematics; modified Booth's multiplier; Propagation delay; Urdhwa Tiryakbhyam Sutra; Vedic Mathematics; Very large scale integration
• DOI: 10.1109/iMac4s.2013.6526456

With the advent of new technology in the fields of VLSI and communication, there is also an ever growing demand for high speed processing and low area design. It is also a well known fact that the multiplier unit forms an integral part of processor design. Due to this regard, high speed multiplier architectures become the need of the day. In this paper, we introduce a novel architecture to perform high speed multiplication using ancient Vedic maths techniques. A new high speed approach utilizing 4:2 compressors and novel 7:2 compressors for addition has also been incorporated in the same and has been explored. Upon comparison, the compressor based multiplier introduced in this paper, is almost two times faster than the popular methods of multiplication. With regards to area, a 1% reduction is seen. The design and experiments were carried out on a Xilinx Spartan 3e series of FPGA and the timing and area of the design, on the same have been calculated.