Design of high performance 64 bit MAC unit

A design of high performance 64 bit Multiplier-and-Accumulator (MAC) is implemented in this paper. MAC unit performs important operation in many of the digital signal processing (DSP) applications. The multiplier is designed using modified Wallace multiplier and the adder is done with carry save add...

Full description

Saved in:
Bibliographic Details
Main Authors: Jagadeesh, P., Ravi, S., Mallikarjun, Kittur Harish
Format: Conference Proceeding
Language:English
Subjects:
Adders
Application specific integrated circuits
Carry save adder
Delays
Modified Wallace multiplier
multiplier and accumulator (MAC)
Registers
Very large scale integration
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:A design of high performance 64 bit Multiplier-and-Accumulator (MAC) is implemented in this paper. MAC unit performs important operation in many of the digital signal processing (DSP) applications. The multiplier is designed using modified Wallace multiplier and the adder is done with carry save adder. The total design is coded with verilog-HDL and the synthesis is done using Cadence RTL complier using typical libraries of TSMC 0.18um technology. The total MAC unit operates at 217 MHz. The total power dissipation is 177.732 mW.
DOI:10.1109/ICCPCT.2013.6528900