Loading…
A 1.2V 10-bit 5 MS/s CMOS cyclic ADC
A 1.2V 10-bit 5MS/s low power cyclic analog-to-digital converter (ADC) based on double-sampling technique is proposed. At the front-end, a timing-skew-insensitive double-sampled Miller-capacitance-based sample-and-hold circuit (S/H) is employed to enhance the dynamic performance of the cyclic ADC. D...
Saved in:
| Main Author: | |
|---|---|
| Format: | Conference Proceeding |
| Language: | English |
| Subjects: | |
| Online Access: | Request full text |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| cited_by | |
|---|---|
| cites | |
| container_end_page | 1989 |
| container_issue | |
| container_start_page | 1986 |
| container_title | |
| container_volume | |
| creator | Chi-Chang Lu |
| description | A 1.2V 10-bit 5MS/s low power cyclic analog-to-digital converter (ADC) based on double-sampling technique is proposed. At the front-end, a timing-skew-insensitive double-sampled Miller-capacitance-based sample-and-hold circuit (S/H) is employed to enhance the dynamic performance of the cyclic ADC. Double sampling technique is also applied to multiplying digital-to-analog converter (MDAC). This scheme provides a better power efficiency for the proposed cyclic ADC. Furthermore, bootstrapped switch achieves rail-to-rail signal swing at low-voltage power supply. This ADC design achieves DNL and INL of 0.32LSB and 0.42LSB respectively, while SNDR is 56.7 dB and SFDR is 67.8 dB at an input frequency of 400 kHz. Operating at 5MS/s sampling rate under a single 1.2 V power supply, the power consumption is 3.6 mW in TSMC 0.18 m CMOS 1P6M process. |
| doi_str_mv | 10.1109/ISCAS.2013.6572259 |
| format | conference_proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_6572259</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6572259</ieee_id><sourcerecordid>6572259</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-262a042c27c9fb45da5d6eb7f88c3f271b31f07631d04a3eb053dc9f862ccd9c3</originalsourceid><addsrcrecordid>eNpVjztrwzAUhdUX1KT-A-2ioauce6909RiN-wokZHDbNciyDC4plDhL_n0NzdLpDN_h4xwh7hEqRAjLVdvUbUWAurLsiDhciDI4j8Y6zc6ivRQFIXuFTHz1j0G4FgWQQ2U00K0op-kLAGavRXKFeKwlVvQpEVQ3HiXLTbucZLPZtjKd0n5Msn5q7sTNEPdTLs-5EB8vz-_Nm1pvX1dNvVYjOj4qshTBUCKXwtAZ7iP3Nndu8D7pYd7QaRzAWY09mKhzB6z7ueotpdSHpBfi4c875px3P4fxOx5Ou_Nn_QsfxkDo</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A 1.2V 10-bit 5 MS/s CMOS cyclic ADC</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Chi-Chang Lu</creator><creatorcontrib>Chi-Chang Lu</creatorcontrib><description>A 1.2V 10-bit 5MS/s low power cyclic analog-to-digital converter (ADC) based on double-sampling technique is proposed. At the front-end, a timing-skew-insensitive double-sampled Miller-capacitance-based sample-and-hold circuit (S/H) is employed to enhance the dynamic performance of the cyclic ADC. Double sampling technique is also applied to multiplying digital-to-analog converter (MDAC). This scheme provides a better power efficiency for the proposed cyclic ADC. Furthermore, bootstrapped switch achieves rail-to-rail signal swing at low-voltage power supply. This ADC design achieves DNL and INL of 0.32LSB and 0.42LSB respectively, while SNDR is 56.7 dB and SFDR is 67.8 dB at an input frequency of 400 kHz. Operating at 5MS/s sampling rate under a single 1.2 V power supply, the power consumption is 3.6 mW in TSMC 0.18 m CMOS 1P6M process.</description><identifier>ISSN: 0271-4302</identifier><identifier>ISBN: 9781467357609</identifier><identifier>ISBN: 146735760X</identifier><identifier>EISSN: 2158-1525</identifier><identifier>EISBN: 9781467357616</identifier><identifier>EISBN: 1467357618</identifier><identifier>EISBN: 9781467357623</identifier><identifier>EISBN: 1467357626</identifier><identifier>DOI: 10.1109/ISCAS.2013.6572259</identifier><language>eng</language><publisher>IEEE</publisher><subject>Capacitance ; Capacitors ; CMOS integrated circuits ; Operational amplifiers ; Power supplies ; Switches ; Switching circuits</subject><ispartof>2013 IEEE International Symposium on Circuits and Systems (ISCAS), 2013, p.1986-1989</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6572259$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2051,27904,54534,54899,54911</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6572259$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Chi-Chang Lu</creatorcontrib><title>A 1.2V 10-bit 5 MS/s CMOS cyclic ADC</title><title>2013 IEEE International Symposium on Circuits and Systems (ISCAS)</title><addtitle>ISCAS</addtitle><description>A 1.2V 10-bit 5MS/s low power cyclic analog-to-digital converter (ADC) based on double-sampling technique is proposed. At the front-end, a timing-skew-insensitive double-sampled Miller-capacitance-based sample-and-hold circuit (S/H) is employed to enhance the dynamic performance of the cyclic ADC. Double sampling technique is also applied to multiplying digital-to-analog converter (MDAC). This scheme provides a better power efficiency for the proposed cyclic ADC. Furthermore, bootstrapped switch achieves rail-to-rail signal swing at low-voltage power supply. This ADC design achieves DNL and INL of 0.32LSB and 0.42LSB respectively, while SNDR is 56.7 dB and SFDR is 67.8 dB at an input frequency of 400 kHz. Operating at 5MS/s sampling rate under a single 1.2 V power supply, the power consumption is 3.6 mW in TSMC 0.18 m CMOS 1P6M process.</description><subject>Capacitance</subject><subject>Capacitors</subject><subject>CMOS integrated circuits</subject><subject>Operational amplifiers</subject><subject>Power supplies</subject><subject>Switches</subject><subject>Switching circuits</subject><issn>0271-4302</issn><issn>2158-1525</issn><isbn>9781467357609</isbn><isbn>146735760X</isbn><isbn>9781467357616</isbn><isbn>1467357618</isbn><isbn>9781467357623</isbn><isbn>1467357626</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2013</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNpVjztrwzAUhdUX1KT-A-2ioauce6909RiN-wokZHDbNciyDC4plDhL_n0NzdLpDN_h4xwh7hEqRAjLVdvUbUWAurLsiDhciDI4j8Y6zc6ivRQFIXuFTHz1j0G4FgWQQ2U00K0op-kLAGavRXKFeKwlVvQpEVQ3HiXLTbucZLPZtjKd0n5Msn5q7sTNEPdTLs-5EB8vz-_Nm1pvX1dNvVYjOj4qshTBUCKXwtAZ7iP3Nndu8D7pYd7QaRzAWY09mKhzB6z7ueotpdSHpBfi4c875px3P4fxOx5Ou_Nn_QsfxkDo</recordid><startdate>201305</startdate><enddate>201305</enddate><creator>Chi-Chang Lu</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>201305</creationdate><title>A 1.2V 10-bit 5 MS/s CMOS cyclic ADC</title><author>Chi-Chang Lu</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-262a042c27c9fb45da5d6eb7f88c3f271b31f07631d04a3eb053dc9f862ccd9c3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2013</creationdate><topic>Capacitance</topic><topic>Capacitors</topic><topic>CMOS integrated circuits</topic><topic>Operational amplifiers</topic><topic>Power supplies</topic><topic>Switches</topic><topic>Switching circuits</topic><toplevel>online_resources</toplevel><creatorcontrib>Chi-Chang Lu</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE/IET Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Chi-Chang Lu</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A 1.2V 10-bit 5 MS/s CMOS cyclic ADC</atitle><btitle>2013 IEEE International Symposium on Circuits and Systems (ISCAS)</btitle><stitle>ISCAS</stitle><date>2013-05</date><risdate>2013</risdate><spage>1986</spage><epage>1989</epage><pages>1986-1989</pages><issn>0271-4302</issn><eissn>2158-1525</eissn><isbn>9781467357609</isbn><isbn>146735760X</isbn><eisbn>9781467357616</eisbn><eisbn>1467357618</eisbn><eisbn>9781467357623</eisbn><eisbn>1467357626</eisbn><abstract>A 1.2V 10-bit 5MS/s low power cyclic analog-to-digital converter (ADC) based on double-sampling technique is proposed. At the front-end, a timing-skew-insensitive double-sampled Miller-capacitance-based sample-and-hold circuit (S/H) is employed to enhance the dynamic performance of the cyclic ADC. Double sampling technique is also applied to multiplying digital-to-analog converter (MDAC). This scheme provides a better power efficiency for the proposed cyclic ADC. Furthermore, bootstrapped switch achieves rail-to-rail signal swing at low-voltage power supply. This ADC design achieves DNL and INL of 0.32LSB and 0.42LSB respectively, while SNDR is 56.7 dB and SFDR is 67.8 dB at an input frequency of 400 kHz. Operating at 5MS/s sampling rate under a single 1.2 V power supply, the power consumption is 3.6 mW in TSMC 0.18 m CMOS 1P6M process.</abstract><pub>IEEE</pub><doi>10.1109/ISCAS.2013.6572259</doi><tpages>4</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 0271-4302 |
| ispartof | 2013 IEEE International Symposium on Circuits and Systems (ISCAS), 2013, p.1986-1989 |
| issn | 0271-4302 2158-1525 |
| language | eng |
| recordid | cdi_ieee_primary_6572259 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Capacitance Capacitors CMOS integrated circuits Operational amplifiers Power supplies Switches Switching circuits |
| title | A 1.2V 10-bit 5 MS/s CMOS cyclic ADC |
| url | http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-21T17%3A05%3A50IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%201.2V%2010-bit%205%20MS/s%20CMOS%20cyclic%20ADC&rft.btitle=2013%20IEEE%20International%20Symposium%20on%20Circuits%20and%20Systems%20(ISCAS)&rft.au=Chi-Chang%20Lu&rft.date=2013-05&rft.spage=1986&rft.epage=1989&rft.pages=1986-1989&rft.issn=0271-4302&rft.eissn=2158-1525&rft.isbn=9781467357609&rft.isbn_list=146735760X&rft_id=info:doi/10.1109/ISCAS.2013.6572259&rft.eisbn=9781467357616&rft.eisbn_list=1467357618&rft.eisbn_list=9781467357623&rft.eisbn_list=1467357626&rft_dat=%3Cieee_6IE%3E6572259%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i175t-262a042c27c9fb45da5d6eb7f88c3f271b31f07631d04a3eb053dc9f862ccd9c3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6572259&rfr_iscdi=true |