Loading…

Reliability study for large silicon interposers report on board

This paper presents a reliability study on a 15×15mm 2 silicon interposer packages, 5 times larger surface than usual studies on wafer level chip scale package (WLCSP). Works were conducted in the frame of silicon platform developments for heterogeneous RF 3D modules, where the interconnections numb...

Full description

Saved in:
Bibliographic Details
Main Authors: Ferrandon, C., Joblot, S., Lamy, Y., Coudrain, P., Bar, P., Yap, D., De Crecy, F., Coffy, R., Carpentier, J.-F, Simon, G.
Format: Conference Proceeding
Language:English
Subjects:
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 389
container_issue
container_start_page 383
container_title
container_volume
creator Ferrandon, C.
Joblot, S.
Lamy, Y.
Coudrain, P.
Bar, P.
Yap, D.
De Crecy, F.
Coffy, R.
Carpentier, J.-F
Simon, G.
description This paper presents a reliability study on a 15×15mm 2 silicon interposer packages, 5 times larger surface than usual studies on wafer level chip scale package (WLCSP). Works were conducted in the frame of silicon platform developments for heterogeneous RF 3D modules, where the interconnections number is lower than in digital applications but the silicon interposer larger than conventional WLCSP. Several key parameters for Thermal Cycles on Board (TCoB) and Drop Test (DT) performances have been evaluated: ball type (standard SAC ball (stdb), polymer core solder balls (PCSB)), first and second passivation layers (mineral, polymers: ALX, PBO), die size (5×5, 10×10, 15×15 mm 2 ), ball layout (full and partial matrix) and ball location (corner, main matrix). A 4-masks type test vehicle comprising copper routing, passivation and under bump metallization levels has been designed. The pitch is 800μm and the die thickness is 400μm. Different configurations have been manufactured and balled at wafer level. Reliability trials have been carried out following JEDEC recommendations for board design, TCoB and DT. Usual conditions for mobile applications have been used for reliability tests (-40°C/+125°C, 2 cycles per hour, and 1500g drops, 0.5ms half pulse duration) with continuous monitoring. With PCSB and ALX passivation, characteristic life was obtained above 300 drops and around 450 thermal cycles. Skipping balls in corner, TCoB first failure above 500 cycles is achieved with double polymer passivation and standard SAC balls. Finite element modelling is also presented to highlight the stressed areas in the different tested structures. For each factor of this extensive study, Weibull plot lifetime statistics and fracture mode analyses have been conducted, leading to a few guidelines in terms of layout, materials and structures for compliant interconnections of future large 2.5D and 3D silicon interposers reported on board.
doi_str_mv 10.1109/ECTC.2013.6575599
format conference_proceeding
fullrecord <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_6575599</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6575599</ieee_id><sourcerecordid>6575599</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-a4dac42fa844ddd6a2ce47b932f603fe89630bbf352bd7cf2969569346800e083</originalsourceid><addsrcrecordid>eNo1kMtKxDAYheMN7IzzAOImL9D6556sRMp4gQFBxvWQNIlE6rQkddG3t-C4OvAd-DgchG4JNISAud-2-7ahQFgjhRLCmDO0IlwZA5RReo4qypSqhaLyAm2M0v8dg0tUgZCmFgLYNVqV8gXAAYiu0MN76JN1qU_TjMv042cch4x7mz8DLgvuhiNOxynkcSghF5zDOOQJL9QNNvsbdBVtX8LmlGv08bTdty_17u35tX3c1YkoMdWWe9txGq3m3HsvLe0CV84wGiWwGLSRDJyLTFDnVRepkWZZzLjUAAE0W6O7P28KIRzGnL5tng-nI9gvcxNNsg</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Reliability study for large silicon interposers report on board</title><source>IEEE Xplore All Conference Series</source><creator>Ferrandon, C. ; Joblot, S. ; Lamy, Y. ; Coudrain, P. ; Bar, P. ; Yap, D. ; De Crecy, F. ; Coffy, R. ; Carpentier, J.-F ; Simon, G.</creator><creatorcontrib>Ferrandon, C. ; Joblot, S. ; Lamy, Y. ; Coudrain, P. ; Bar, P. ; Yap, D. ; De Crecy, F. ; Coffy, R. ; Carpentier, J.-F ; Simon, G.</creatorcontrib><description>This paper presents a reliability study on a 15×15mm 2 silicon interposer packages, 5 times larger surface than usual studies on wafer level chip scale package (WLCSP). Works were conducted in the frame of silicon platform developments for heterogeneous RF 3D modules, where the interconnections number is lower than in digital applications but the silicon interposer larger than conventional WLCSP. Several key parameters for Thermal Cycles on Board (TCoB) and Drop Test (DT) performances have been evaluated: ball type (standard SAC ball (stdb), polymer core solder balls (PCSB)), first and second passivation layers (mineral, polymers: ALX, PBO), die size (5×5, 10×10, 15×15 mm 2 ), ball layout (full and partial matrix) and ball location (corner, main matrix). A 4-masks type test vehicle comprising copper routing, passivation and under bump metallization levels has been designed. The pitch is 800μm and the die thickness is 400μm. Different configurations have been manufactured and balled at wafer level. Reliability trials have been carried out following JEDEC recommendations for board design, TCoB and DT. Usual conditions for mobile applications have been used for reliability tests (-40°C/+125°C, 2 cycles per hour, and 1500g drops, 0.5ms half pulse duration) with continuous monitoring. With PCSB and ALX passivation, characteristic life was obtained above 300 drops and around 450 thermal cycles. Skipping balls in corner, TCoB first failure above 500 cycles is achieved with double polymer passivation and standard SAC balls. Finite element modelling is also presented to highlight the stressed areas in the different tested structures. For each factor of this extensive study, Weibull plot lifetime statistics and fracture mode analyses have been conducted, leading to a few guidelines in terms of layout, materials and structures for compliant interconnections of future large 2.5D and 3D silicon interposers reported on board.</description><identifier>ISSN: 0569-5503</identifier><identifier>ISBN: 9781479902330</identifier><identifier>ISBN: 1479902330</identifier><identifier>EISSN: 2377-5726</identifier><identifier>EISBN: 1479902322</identifier><identifier>EISBN: 9781479902323</identifier><identifier>DOI: 10.1109/ECTC.2013.6575599</identifier><language>eng</language><publisher>IEEE</publisher><subject>Minerals ; Passivation ; Polymers ; Reliability ; Silicon ; Stress</subject><ispartof>2013 IEEE 63rd Electronic Components and Technology Conference, 2013, p.383-389</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6575599$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54555,54920,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6575599$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Ferrandon, C.</creatorcontrib><creatorcontrib>Joblot, S.</creatorcontrib><creatorcontrib>Lamy, Y.</creatorcontrib><creatorcontrib>Coudrain, P.</creatorcontrib><creatorcontrib>Bar, P.</creatorcontrib><creatorcontrib>Yap, D.</creatorcontrib><creatorcontrib>De Crecy, F.</creatorcontrib><creatorcontrib>Coffy, R.</creatorcontrib><creatorcontrib>Carpentier, J.-F</creatorcontrib><creatorcontrib>Simon, G.</creatorcontrib><title>Reliability study for large silicon interposers report on board</title><title>2013 IEEE 63rd Electronic Components and Technology Conference</title><addtitle>ECTC</addtitle><description>This paper presents a reliability study on a 15×15mm 2 silicon interposer packages, 5 times larger surface than usual studies on wafer level chip scale package (WLCSP). Works were conducted in the frame of silicon platform developments for heterogeneous RF 3D modules, where the interconnections number is lower than in digital applications but the silicon interposer larger than conventional WLCSP. Several key parameters for Thermal Cycles on Board (TCoB) and Drop Test (DT) performances have been evaluated: ball type (standard SAC ball (stdb), polymer core solder balls (PCSB)), first and second passivation layers (mineral, polymers: ALX, PBO), die size (5×5, 10×10, 15×15 mm 2 ), ball layout (full and partial matrix) and ball location (corner, main matrix). A 4-masks type test vehicle comprising copper routing, passivation and under bump metallization levels has been designed. The pitch is 800μm and the die thickness is 400μm. Different configurations have been manufactured and balled at wafer level. Reliability trials have been carried out following JEDEC recommendations for board design, TCoB and DT. Usual conditions for mobile applications have been used for reliability tests (-40°C/+125°C, 2 cycles per hour, and 1500g drops, 0.5ms half pulse duration) with continuous monitoring. With PCSB and ALX passivation, characteristic life was obtained above 300 drops and around 450 thermal cycles. Skipping balls in corner, TCoB first failure above 500 cycles is achieved with double polymer passivation and standard SAC balls. Finite element modelling is also presented to highlight the stressed areas in the different tested structures. For each factor of this extensive study, Weibull plot lifetime statistics and fracture mode analyses have been conducted, leading to a few guidelines in terms of layout, materials and structures for compliant interconnections of future large 2.5D and 3D silicon interposers reported on board.</description><subject>Minerals</subject><subject>Passivation</subject><subject>Polymers</subject><subject>Reliability</subject><subject>Silicon</subject><subject>Stress</subject><issn>0569-5503</issn><issn>2377-5726</issn><isbn>9781479902330</isbn><isbn>1479902330</isbn><isbn>1479902322</isbn><isbn>9781479902323</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2013</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNo1kMtKxDAYheMN7IzzAOImL9D6556sRMp4gQFBxvWQNIlE6rQkddG3t-C4OvAd-DgchG4JNISAud-2-7ahQFgjhRLCmDO0IlwZA5RReo4qypSqhaLyAm2M0v8dg0tUgZCmFgLYNVqV8gXAAYiu0MN76JN1qU_TjMv042cch4x7mz8DLgvuhiNOxynkcSghF5zDOOQJL9QNNvsbdBVtX8LmlGv08bTdty_17u35tX3c1YkoMdWWe9txGq3m3HsvLe0CV84wGiWwGLSRDJyLTFDnVRepkWZZzLjUAAE0W6O7P28KIRzGnL5tng-nI9gvcxNNsg</recordid><startdate>201305</startdate><enddate>201305</enddate><creator>Ferrandon, C.</creator><creator>Joblot, S.</creator><creator>Lamy, Y.</creator><creator>Coudrain, P.</creator><creator>Bar, P.</creator><creator>Yap, D.</creator><creator>De Crecy, F.</creator><creator>Coffy, R.</creator><creator>Carpentier, J.-F</creator><creator>Simon, G.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>201305</creationdate><title>Reliability study for large silicon interposers report on board</title><author>Ferrandon, C. ; Joblot, S. ; Lamy, Y. ; Coudrain, P. ; Bar, P. ; Yap, D. ; De Crecy, F. ; Coffy, R. ; Carpentier, J.-F ; Simon, G.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-a4dac42fa844ddd6a2ce47b932f603fe89630bbf352bd7cf2969569346800e083</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2013</creationdate><topic>Minerals</topic><topic>Passivation</topic><topic>Polymers</topic><topic>Reliability</topic><topic>Silicon</topic><topic>Stress</topic><toplevel>online_resources</toplevel><creatorcontrib>Ferrandon, C.</creatorcontrib><creatorcontrib>Joblot, S.</creatorcontrib><creatorcontrib>Lamy, Y.</creatorcontrib><creatorcontrib>Coudrain, P.</creatorcontrib><creatorcontrib>Bar, P.</creatorcontrib><creatorcontrib>Yap, D.</creatorcontrib><creatorcontrib>De Crecy, F.</creatorcontrib><creatorcontrib>Coffy, R.</creatorcontrib><creatorcontrib>Carpentier, J.-F</creatorcontrib><creatorcontrib>Simon, G.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Ferrandon, C.</au><au>Joblot, S.</au><au>Lamy, Y.</au><au>Coudrain, P.</au><au>Bar, P.</au><au>Yap, D.</au><au>De Crecy, F.</au><au>Coffy, R.</au><au>Carpentier, J.-F</au><au>Simon, G.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Reliability study for large silicon interposers report on board</atitle><btitle>2013 IEEE 63rd Electronic Components and Technology Conference</btitle><stitle>ECTC</stitle><date>2013-05</date><risdate>2013</risdate><spage>383</spage><epage>389</epage><pages>383-389</pages><issn>0569-5503</issn><eissn>2377-5726</eissn><isbn>9781479902330</isbn><isbn>1479902330</isbn><eisbn>1479902322</eisbn><eisbn>9781479902323</eisbn><abstract>This paper presents a reliability study on a 15×15mm 2 silicon interposer packages, 5 times larger surface than usual studies on wafer level chip scale package (WLCSP). Works were conducted in the frame of silicon platform developments for heterogeneous RF 3D modules, where the interconnections number is lower than in digital applications but the silicon interposer larger than conventional WLCSP. Several key parameters for Thermal Cycles on Board (TCoB) and Drop Test (DT) performances have been evaluated: ball type (standard SAC ball (stdb), polymer core solder balls (PCSB)), first and second passivation layers (mineral, polymers: ALX, PBO), die size (5×5, 10×10, 15×15 mm 2 ), ball layout (full and partial matrix) and ball location (corner, main matrix). A 4-masks type test vehicle comprising copper routing, passivation and under bump metallization levels has been designed. The pitch is 800μm and the die thickness is 400μm. Different configurations have been manufactured and balled at wafer level. Reliability trials have been carried out following JEDEC recommendations for board design, TCoB and DT. Usual conditions for mobile applications have been used for reliability tests (-40°C/+125°C, 2 cycles per hour, and 1500g drops, 0.5ms half pulse duration) with continuous monitoring. With PCSB and ALX passivation, characteristic life was obtained above 300 drops and around 450 thermal cycles. Skipping balls in corner, TCoB first failure above 500 cycles is achieved with double polymer passivation and standard SAC balls. Finite element modelling is also presented to highlight the stressed areas in the different tested structures. For each factor of this extensive study, Weibull plot lifetime statistics and fracture mode analyses have been conducted, leading to a few guidelines in terms of layout, materials and structures for compliant interconnections of future large 2.5D and 3D silicon interposers reported on board.</abstract><pub>IEEE</pub><doi>10.1109/ECTC.2013.6575599</doi><tpages>7</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0569-5503
ispartof 2013 IEEE 63rd Electronic Components and Technology Conference, 2013, p.383-389
issn 0569-5503
2377-5726
language eng
recordid cdi_ieee_primary_6575599
source IEEE Xplore All Conference Series
subjects Minerals
Passivation
Polymers
Reliability
Silicon
Stress
title Reliability study for large silicon interposers report on board
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T13%3A58%3A05IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Reliability%20study%20for%20large%20silicon%20interposers%20report%20on%20board&rft.btitle=2013%20IEEE%2063rd%20Electronic%20Components%20and%20Technology%20Conference&rft.au=Ferrandon,%20C.&rft.date=2013-05&rft.spage=383&rft.epage=389&rft.pages=383-389&rft.issn=0569-5503&rft.eissn=2377-5726&rft.isbn=9781479902330&rft.isbn_list=1479902330&rft_id=info:doi/10.1109/ECTC.2013.6575599&rft.eisbn=1479902322&rft.eisbn_list=9781479902323&rft_dat=%3Cieee_CHZPO%3E6575599%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i175t-a4dac42fa844ddd6a2ce47b932f603fe89630bbf352bd7cf2969569346800e083%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6575599&rfr_iscdi=true