A 95-MS/s 11-bit 1.36-mW asynchronous SAR ADC with embedded passive gain in 65nm CMOS

An 11b asynchronous successive approximation register analog to digital converter with embedded passive gain architecture is proposed and prototyped in 65nm CMOS. The proposed passive gain technique is integrated in the sampling capacitor network as part of the SAR conversion, and provides a signal...

Full description

Saved in:
Bibliographic Details
Main Authors: Jae-Won Nam, Chiong, David, Chen, Mike Shuo-Wei
Format: Conference Proceeding
Language:English
Subjects:
analog-to-digital
Arrays
Capacitors
Clocks
CMOS integrated circuits
Noise
Prototypes
SAR
sub-radix
Switches
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 4
container_issue
container_start_page 1
container_title
container_volume
creator Jae-Won Nam
Chiong, David
Chen, Mike Shuo-Wei
description An 11b asynchronous successive approximation register analog to digital converter with embedded passive gain architecture is proposed and prototyped in 65nm CMOS. The proposed passive gain technique is integrated in the sampling capacitor network as part of the SAR conversion, and provides a signal gain of 2x prior to the comparator without consuming static current. It thus reduces the comparator noise impact as well as enhancing the overall ADC conversion speed and power efficiency. The ADC prototype demonstrates a peak SNDR of 63.1dB and SFDR of 75.2dB when sampling at 95MS/s. Both measured differential and integral nonlinearities of the prototype are less than 0.84 LSB. It occupies an active area of 0.073mm 2 and dissipates 1.36mW from 1.1V supply.
doi_str_mv 10.1109/CICC.2013.6658423
format conference_proceeding
fullrecord <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_6658423</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6658423</ieee_id><sourcerecordid>6658423</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-188d4229e0dbe34ddf521c7cdf9c82ee90ee08da980b54f267efd7e6772fa29a3</originalsourceid><addsrcrecordid>eNotkM1KAzEURqMoWGsfQNzkBTK9SSZ_yyFaLbQUbMVlyUzu2IgzLU1V-vYWLHycszuLj5B7DgXn4MZ-6n0hgMtCa2VLIS_IyBnLS22kPhEuyUBwJZjUEq7IAKzVTDkJN-Q2508A7pwVA_JWUafYfDnOlHNWpwPlhdSse6chH_tms9_22-9Ml9UrrR49_U2HDcWuxhgx0l3IOf0g_Qipp6dp1XfUzxfLO3Ldhq-Mo7OHZDV5WvkXNls8T301Y8nBgXFrYymEQ4g1yjLGVgnemCa2rrEC0QEi2BichVqVrdAG22hQGyPaIFyQQ_Lwn02IuN7tUxf2x_X5EPkH2CRO5w</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A 95-MS/s 11-bit 1.36-mW asynchronous SAR ADC with embedded passive gain in 65nm CMOS</title><source>IEEE Xplore All Conference Series</source><creator>Jae-Won Nam ; Chiong, David ; Chen, Mike Shuo-Wei</creator><creatorcontrib>Jae-Won Nam ; Chiong, David ; Chen, Mike Shuo-Wei</creatorcontrib><description>An 11b asynchronous successive approximation register analog to digital converter with embedded passive gain architecture is proposed and prototyped in 65nm CMOS. The proposed passive gain technique is integrated in the sampling capacitor network as part of the SAR conversion, and provides a signal gain of 2x prior to the comparator without consuming static current. It thus reduces the comparator noise impact as well as enhancing the overall ADC conversion speed and power efficiency. The ADC prototype demonstrates a peak SNDR of 63.1dB and SFDR of 75.2dB when sampling at 95MS/s. Both measured differential and integral nonlinearities of the prototype are less than 0.84 LSB. It occupies an active area of 0.073mm 2 and dissipates 1.36mW from 1.1V supply.</description><identifier>ISSN: 0886-5930</identifier><identifier>EISSN: 2152-3630</identifier><identifier>EISBN: 9781467361460</identifier><identifier>EISBN: 1467361461</identifier><identifier>DOI: 10.1109/CICC.2013.6658423</identifier><language>eng</language><publisher>IEEE</publisher><subject>analog-to-digital ; Arrays ; Capacitors ; Clocks ; CMOS integrated circuits ; Noise ; Prototypes ; SAR ; sub-radix ; Switches</subject><ispartof>Proceedings of the IEEE 2013 Custom Integrated Circuits Conference, 2013, p.1-4</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6658423$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,27902,54530,54907</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6658423$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Jae-Won Nam</creatorcontrib><creatorcontrib>Chiong, David</creatorcontrib><creatorcontrib>Chen, Mike Shuo-Wei</creatorcontrib><title>A 95-MS/s 11-bit 1.36-mW asynchronous SAR ADC with embedded passive gain in 65nm CMOS</title><title>Proceedings of the IEEE 2013 Custom Integrated Circuits Conference</title><addtitle>CICC</addtitle><description>An 11b asynchronous successive approximation register analog to digital converter with embedded passive gain architecture is proposed and prototyped in 65nm CMOS. The proposed passive gain technique is integrated in the sampling capacitor network as part of the SAR conversion, and provides a signal gain of 2x prior to the comparator without consuming static current. It thus reduces the comparator noise impact as well as enhancing the overall ADC conversion speed and power efficiency. The ADC prototype demonstrates a peak SNDR of 63.1dB and SFDR of 75.2dB when sampling at 95MS/s. Both measured differential and integral nonlinearities of the prototype are less than 0.84 LSB. It occupies an active area of 0.073mm 2 and dissipates 1.36mW from 1.1V supply.</description><subject>analog-to-digital</subject><subject>Arrays</subject><subject>Capacitors</subject><subject>Clocks</subject><subject>CMOS integrated circuits</subject><subject>Noise</subject><subject>Prototypes</subject><subject>SAR</subject><subject>sub-radix</subject><subject>Switches</subject><issn>0886-5930</issn><issn>2152-3630</issn><isbn>9781467361460</isbn><isbn>1467361461</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2013</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotkM1KAzEURqMoWGsfQNzkBTK9SSZ_yyFaLbQUbMVlyUzu2IgzLU1V-vYWLHycszuLj5B7DgXn4MZ-6n0hgMtCa2VLIS_IyBnLS22kPhEuyUBwJZjUEq7IAKzVTDkJN-Q2508A7pwVA_JWUafYfDnOlHNWpwPlhdSse6chH_tms9_22-9Ml9UrrR49_U2HDcWuxhgx0l3IOf0g_Qipp6dp1XfUzxfLO3Ldhq-Mo7OHZDV5WvkXNls8T301Y8nBgXFrYymEQ4g1yjLGVgnemCa2rrEC0QEi2BichVqVrdAG22hQGyPaIFyQQ_Lwn02IuN7tUxf2x_X5EPkH2CRO5w</recordid><startdate>201309</startdate><enddate>201309</enddate><creator>Jae-Won Nam</creator><creator>Chiong, David</creator><creator>Chen, Mike Shuo-Wei</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>201309</creationdate><title>A 95-MS/s 11-bit 1.36-mW asynchronous SAR ADC with embedded passive gain in 65nm CMOS</title><author>Jae-Won Nam ; Chiong, David ; Chen, Mike Shuo-Wei</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-188d4229e0dbe34ddf521c7cdf9c82ee90ee08da980b54f267efd7e6772fa29a3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2013</creationdate><topic>analog-to-digital</topic><topic>Arrays</topic><topic>Capacitors</topic><topic>Clocks</topic><topic>CMOS integrated circuits</topic><topic>Noise</topic><topic>Prototypes</topic><topic>SAR</topic><topic>sub-radix</topic><topic>Switches</topic><toplevel>online_resources</toplevel><creatorcontrib>Jae-Won Nam</creatorcontrib><creatorcontrib>Chiong, David</creatorcontrib><creatorcontrib>Chen, Mike Shuo-Wei</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Jae-Won Nam</au><au>Chiong, David</au><au>Chen, Mike Shuo-Wei</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A 95-MS/s 11-bit 1.36-mW asynchronous SAR ADC with embedded passive gain in 65nm CMOS</atitle><btitle>Proceedings of the IEEE 2013 Custom Integrated Circuits Conference</btitle><stitle>CICC</stitle><date>2013-09</date><risdate>2013</risdate><spage>1</spage><epage>4</epage><pages>1-4</pages><issn>0886-5930</issn><eissn>2152-3630</eissn><eisbn>9781467361460</eisbn><eisbn>1467361461</eisbn><abstract>An 11b asynchronous successive approximation register analog to digital converter with embedded passive gain architecture is proposed and prototyped in 65nm CMOS. The proposed passive gain technique is integrated in the sampling capacitor network as part of the SAR conversion, and provides a signal gain of 2x prior to the comparator without consuming static current. It thus reduces the comparator noise impact as well as enhancing the overall ADC conversion speed and power efficiency. The ADC prototype demonstrates a peak SNDR of 63.1dB and SFDR of 75.2dB when sampling at 95MS/s. Both measured differential and integral nonlinearities of the prototype are less than 0.84 LSB. It occupies an active area of 0.073mm 2 and dissipates 1.36mW from 1.1V supply.</abstract><pub>IEEE</pub><doi>10.1109/CICC.2013.6658423</doi><tpages>4</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0886-5930
ispartof Proceedings of the IEEE 2013 Custom Integrated Circuits Conference, 2013, p.1-4
issn 0886-5930
2152-3630
language eng
recordid cdi_ieee_primary_6658423
source IEEE Xplore All Conference Series
subjects analog-to-digital
Arrays
Capacitors
Clocks
CMOS integrated circuits
Noise
Prototypes
SAR
sub-radix
Switches
title A 95-MS/s 11-bit 1.36-mW asynchronous SAR ADC with embedded passive gain in 65nm CMOS
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-09T21%3A19%3A00IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%2095-MS/s%2011-bit%201.36-mW%20asynchronous%20SAR%20ADC%20with%20embedded%20passive%20gain%20in%2065nm%20CMOS&rft.btitle=Proceedings%20of%20the%20IEEE%202013%20Custom%20Integrated%20Circuits%20Conference&rft.au=Jae-Won%20Nam&rft.date=2013-09&rft.spage=1&rft.epage=4&rft.pages=1-4&rft.issn=0886-5930&rft.eissn=2152-3630&rft_id=info:doi/10.1109/CICC.2013.6658423&rft.eisbn=9781467361460&rft.eisbn_list=1467361461&rft_dat=%3Cieee_CHZPO%3E6658423%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i90t-188d4229e0dbe34ddf521c7cdf9c82ee90ee08da980b54f267efd7e6772fa29a3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6658423&rfr_iscdi=true