Automatic mapping of OpenCV based systems on new heterogeneous SoCs

In this paper, a new approach to facilitate the development of heterogeneous embedded vision systems, by means of a software-friendly design flow is proposed. Our work is based on a framework called AMAZynq, especially focused on leverage the resources of Xilinx Zynq devices. Starting from an OpenCV...

Full description

Saved in:
Bibliographic Details
Main Authors: Sanchis-Cases, Francisco-Jose, Martinez-Alvarez, Antonio, Cuenca-Asensi, Sergio
Format: Conference Proceeding
Language:English
Subjects:
Computers
Educational institutions
Electronic mail
Field programmable gate arrays
Heterogeneous SoCs
High-Level Synthesis
Libraries
Software
System-on-chip
Vision processing
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 293
container_issue
container_start_page 292
container_title
container_volume
creator Sanchis-Cases, Francisco-Jose
Martinez-Alvarez, Antonio
Cuenca-Asensi, Sergio
description In this paper, a new approach to facilitate the development of heterogeneous embedded vision systems, by means of a software-friendly design flow is proposed. Our work is based on a framework called AMAZynq, especially focused on leverage the resources of Xilinx Zynq devices. Starting from an OpenCV code, the user defines explicitly the HW/SW partition and the AMAZynq produces the corresponding hardware and software infrastructures. The result is a SoC that not only matches the original functionality, but also accelerates it by means of an automatically generated and verified HLS core.
doi_str_mv 10.1109/VLSI-SoC.2013.6673294
format conference_proceeding
fullrecord <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_6673294</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6673294</ieee_id><sourcerecordid>6673294</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-c28cb2a5fb6fbc7c5becb6bc917425e355819defd65b5182e205c0d93570e6ea3</originalsourceid><addsrcrecordid>eNotj91KwzAYQCMoOLY-gQh5gc7ky__lKP4MCruY7nYk6ddZsU1pOmRvr-Cuzt05HEIeOVtzztzTod5vy32q1sC4WGttBDh5QwpnLJfGOaZAuluyAAGytFLAPSly_mKMCW4dl7Ag1eY8p97PXaS9H8duONHU0t2IQ3WgwWdsaL7kGftM00AH_KGfOOOUTjhgOmf6V88rctf674zFlUvy8fL8Xr2V9e51W23qsuNGzWUEGwN41QbdhmiiChiDDtFxI0GhUMpy12DbaBUUt4DAVGSNE8ow1OjFkjz8eztEPI5T1_vpcrxui18Sg00V</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Automatic mapping of OpenCV based systems on new heterogeneous SoCs</title><source>IEEE Xplore All Conference Series</source><creator>Sanchis-Cases, Francisco-Jose ; Martinez-Alvarez, Antonio ; Cuenca-Asensi, Sergio</creator><creatorcontrib>Sanchis-Cases, Francisco-Jose ; Martinez-Alvarez, Antonio ; Cuenca-Asensi, Sergio</creatorcontrib><description>In this paper, a new approach to facilitate the development of heterogeneous embedded vision systems, by means of a software-friendly design flow is proposed. Our work is based on a framework called AMAZynq, especially focused on leverage the resources of Xilinx Zynq devices. Starting from an OpenCV code, the user defines explicitly the HW/SW partition and the AMAZynq produces the corresponding hardware and software infrastructures. The result is a SoC that not only matches the original functionality, but also accelerates it by means of an automatically generated and verified HLS core.</description><identifier>ISSN: 2324-8432</identifier><identifier>EISBN: 9781479905249</identifier><identifier>EISBN: 1479905240</identifier><identifier>DOI: 10.1109/VLSI-SoC.2013.6673294</identifier><language>eng</language><publisher>IEEE</publisher><subject>Computers ; Educational institutions ; Electronic mail ; Field programmable gate arrays ; Heterogeneous SoCs ; High-Level Synthesis ; Libraries ; Software ; System-on-chip ; Vision processing</subject><ispartof>2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC), 2013, p.292-293</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6673294$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,27925,54555,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6673294$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Sanchis-Cases, Francisco-Jose</creatorcontrib><creatorcontrib>Martinez-Alvarez, Antonio</creatorcontrib><creatorcontrib>Cuenca-Asensi, Sergio</creatorcontrib><title>Automatic mapping of OpenCV based systems on new heterogeneous SoCs</title><title>2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)</title><addtitle>VLSI-SoC</addtitle><description>In this paper, a new approach to facilitate the development of heterogeneous embedded vision systems, by means of a software-friendly design flow is proposed. Our work is based on a framework called AMAZynq, especially focused on leverage the resources of Xilinx Zynq devices. Starting from an OpenCV code, the user defines explicitly the HW/SW partition and the AMAZynq produces the corresponding hardware and software infrastructures. The result is a SoC that not only matches the original functionality, but also accelerates it by means of an automatically generated and verified HLS core.</description><subject>Computers</subject><subject>Educational institutions</subject><subject>Electronic mail</subject><subject>Field programmable gate arrays</subject><subject>Heterogeneous SoCs</subject><subject>High-Level Synthesis</subject><subject>Libraries</subject><subject>Software</subject><subject>System-on-chip</subject><subject>Vision processing</subject><issn>2324-8432</issn><isbn>9781479905249</isbn><isbn>1479905240</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2013</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotj91KwzAYQCMoOLY-gQh5gc7ky__lKP4MCruY7nYk6ddZsU1pOmRvr-Cuzt05HEIeOVtzztzTod5vy32q1sC4WGttBDh5QwpnLJfGOaZAuluyAAGytFLAPSly_mKMCW4dl7Ag1eY8p97PXaS9H8duONHU0t2IQ3WgwWdsaL7kGftM00AH_KGfOOOUTjhgOmf6V88rctf674zFlUvy8fL8Xr2V9e51W23qsuNGzWUEGwN41QbdhmiiChiDDtFxI0GhUMpy12DbaBUUt4DAVGSNE8ow1OjFkjz8eztEPI5T1_vpcrxui18Sg00V</recordid><startdate>201310</startdate><enddate>201310</enddate><creator>Sanchis-Cases, Francisco-Jose</creator><creator>Martinez-Alvarez, Antonio</creator><creator>Cuenca-Asensi, Sergio</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201310</creationdate><title>Automatic mapping of OpenCV based systems on new heterogeneous SoCs</title><author>Sanchis-Cases, Francisco-Jose ; Martinez-Alvarez, Antonio ; Cuenca-Asensi, Sergio</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-c28cb2a5fb6fbc7c5becb6bc917425e355819defd65b5182e205c0d93570e6ea3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2013</creationdate><topic>Computers</topic><topic>Educational institutions</topic><topic>Electronic mail</topic><topic>Field programmable gate arrays</topic><topic>Heterogeneous SoCs</topic><topic>High-Level Synthesis</topic><topic>Libraries</topic><topic>Software</topic><topic>System-on-chip</topic><topic>Vision processing</topic><toplevel>online_resources</toplevel><creatorcontrib>Sanchis-Cases, Francisco-Jose</creatorcontrib><creatorcontrib>Martinez-Alvarez, Antonio</creatorcontrib><creatorcontrib>Cuenca-Asensi, Sergio</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Xplore</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Sanchis-Cases, Francisco-Jose</au><au>Martinez-Alvarez, Antonio</au><au>Cuenca-Asensi, Sergio</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Automatic mapping of OpenCV based systems on new heterogeneous SoCs</atitle><btitle>2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)</btitle><stitle>VLSI-SoC</stitle><date>2013-10</date><risdate>2013</risdate><spage>292</spage><epage>293</epage><pages>292-293</pages><issn>2324-8432</issn><eisbn>9781479905249</eisbn><eisbn>1479905240</eisbn><abstract>In this paper, a new approach to facilitate the development of heterogeneous embedded vision systems, by means of a software-friendly design flow is proposed. Our work is based on a framework called AMAZynq, especially focused on leverage the resources of Xilinx Zynq devices. Starting from an OpenCV code, the user defines explicitly the HW/SW partition and the AMAZynq produces the corresponding hardware and software infrastructures. The result is a SoC that not only matches the original functionality, but also accelerates it by means of an automatically generated and verified HLS core.</abstract><pub>IEEE</pub><doi>10.1109/VLSI-SoC.2013.6673294</doi><tpages>2</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 2324-8432
ispartof 2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC), 2013, p.292-293
issn 2324-8432
language eng
recordid cdi_ieee_primary_6673294
source IEEE Xplore All Conference Series
subjects Computers
Educational institutions
Electronic mail
Field programmable gate arrays
Heterogeneous SoCs
High-Level Synthesis
Libraries
Software
System-on-chip
Vision processing
title Automatic mapping of OpenCV based systems on new heterogeneous SoCs
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T01%3A16%3A44IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Automatic%20mapping%20of%20OpenCV%20based%20systems%20on%20new%20heterogeneous%20SoCs&rft.btitle=2013%20IFIP/IEEE%2021st%20International%20Conference%20on%20Very%20Large%20Scale%20Integration%20(VLSI-SoC)&rft.au=Sanchis-Cases,%20Francisco-Jose&rft.date=2013-10&rft.spage=292&rft.epage=293&rft.pages=292-293&rft.issn=2324-8432&rft_id=info:doi/10.1109/VLSI-SoC.2013.6673294&rft.eisbn=9781479905249&rft.eisbn_list=1479905240&rft_dat=%3Cieee_CHZPO%3E6673294%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i175t-c28cb2a5fb6fbc7c5becb6bc917425e355819defd65b5182e205c0d93570e6ea3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6673294&rfr_iscdi=true