Dual-Basis Superserial Multipliers for Secure Applications and Lightweight Cryptographic Architectures

Cryptographic algorithms utilize finite-field arithmetic operations in their computations. Due to the constraints of the nodes which benefit from the security and privacy advantages of these algorithms in sensitive applications, these algorithms need to be lightweight. One of the well-known bases us...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on circuits and systems. II, Express briefs Express briefs, 2014-02, Vol.61 (2), p.125-129
Main Authors: Bayat-Sarmadi, Siavash, Kermani, Mehran Mozaffari, Azarderakhsh, Reza, Chiou-Yng Lee
Format: Article
Language:English
Subjects:
Algorithms
Architecture
Complexity theory
Computer architecture
Crypto-systems
Cryptography
finite-field multiplication
Hardware
Lightweight
lightweight cryptographic algorithms
Medical devices
Medical equipment
Multipliers
Noise levels
Polynomials
Registers
security
superserial
Very large scale integration
Weight reduction
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Cryptographic algorithms utilize finite-field arithmetic operations in their computations. Due to the constraints of the nodes which benefit from the security and privacy advantages of these algorithms in sensitive applications, these algorithms need to be lightweight. One of the well-known bases used in sensitive computations is dual basis (DB). In this brief, we present low-complexity superserial architectures for the DB multiplication over GF(2 m ). To the best of our knowledge, this is the first time that such a multiplier is proposed in the open literature. We have performed complexity analysis for the proposed lightweight architectures, and the results show that the hardware complexity of the proposed superserial multiplier is reduced compared with that of regular serial multipliers. This has been also confirmed through our application-specific integrated circuit hardware- and time-equivalent estimations. The proposed superserial architecture is a step forward toward efficient and lightweight cryptographic algorithms and is suitable for constrained implementations of cryptographic primitives in applications such as smart cards, handheld devices, life-critical wearable and implantable medical devices, and constrained nodes in the blooming notion of Internet of nano-Things.
ISSN:1549-7747
1558-3791
DOI:10.1109/TCSII.2013.2291075