Hierarchy-a CHDStd tool for the coming deep submicron complex design crisis

This paper describes the use of a hierarchical design representation standard, CHDStd, as part of the architecture of the Chip Hierarchical Design System (CHDS). Details are given on CHDStd-based hierarchy mechanisms and processes required to support Forward Timing-Driven Hierarchical Design capabil...

Full description

Saved in:
Bibliographic Details
Main Authors: Grout, S., Ledenbach, G., Bushroe, R.G., Fisher, P., Cottrell, D., Mallis, D., DasGupta, S., Morrell, J., Sayah, J., Gupta, R., Patel, P.T., Adams, P.
Format: Conference Proceeding
Language:English
Subjects:
Chip scale packaging
Collision mitigation
Conductors
Electronic design automation and methodology
Process design
Productivity
Silicon
Timing
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper describes the use of a hierarchical design representation standard, CHDStd, as part of the architecture of the Chip Hierarchical Design System (CHDS). Details are given on CHDStd-based hierarchy mechanisms and processes required to support Forward Timing-Driven Hierarchical Design capabilities needed for chip design using 0.25u-0.18u technologies and beyond. These capabilities solve some of the key challenges identified by the semiconductor industry's Design Productivity Crisis. This paper identifies the role of hierarchy for handling difficult chip design information issues and for large complex chip design.
DOI:10.1109/ASPDAC.1998.669460