Low power design for FIR filter

This paper compares three low power schemes for the multi-hierarchy pipeline design of fixed point finite impulse response (FIR) digital filters, and we adopt an optimal CSD encoding method, minimizing the number of adders/subtractions in the design. In addition, a 16-bit, 16 taps low-pass FIR filte...

Full description

Saved in:
Bibliographic Details
Main Authors: Gaowei Xu, Yao Zou, Jun Han, Xiaoyang Zeng
Format: Conference Proceeding
Language:English
Subjects:
Algorithm design and analysis
Encoding
Filtering algorithms
Finite impulse response filters
Power demand
Signal processing algorithms
Table lookup
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper compares three low power schemes for the multi-hierarchy pipeline design of fixed point finite impulse response (FIR) digital filters, and we adopt an optimal CSD encoding method, minimizing the number of adders/subtractions in the design. In addition, a 16-bit, 16 taps low-pass FIR filter is designed to investigate the performance of the three different algorithms. To evaluate the performance of them, the designs are synthesized in SMIC 65nm library. The evaluation shows that the optimal CSD scheme is better than the other two low-power methods at the same throughput.
ISSN:2162-7541
2162-755X
DOI:10.1109/ASICON.2013.6811978