Asymmetrical Cascaded Multilevel Inverter Based on Transistor-Clamped H-Bridge Power Cell

This paper presents an asymmetrical cascaded multilevel inverter based on a five-level transistor-clamped H-bridge power cell. A two-cell configuration with a dc link voltage ratio of 4 : 1 is presented. The modulation method is based on the fundamental frequency switching. An analysis of the invert...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on industry applications 2014-11, Vol.50 (6), p.4281-4288
Main Authors: Elias, Mohamad Fathi Mohamad, Rahim, Nasrudin Abd, Ping, Hew Wooi, Uddin, Mohammad Nasir
Format: Article
Language:English
Subjects:
Asymmetry
Educational institutions
Electric potential
Harmonic analysis
Harmonics
Inverse
Inverters
Low voltage
Modulation
Multilevel
Switches
Topology
Voltage
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper presents an asymmetrical cascaded multilevel inverter based on a five-level transistor-clamped H-bridge power cell. A two-cell configuration with a dc link voltage ratio of 4 : 1 is presented. The modulation method is based on the fundamental frequency switching. An analysis of the inverter output voltage and harmonics is presented. Injection of the third harmonic voltage as to maximize the output voltage and the issue of the inverse power flow or regeneration in the low-voltage cell are presented. The prototype of the proposed inverter was built, and its functionality was verified through experimental results.
ISSN:0093-9994
1939-9367
DOI:10.1109/TIA.2014.2346711