Operating system support to an online hardware-software co-design scheduler for heterogeneous multicore architectures

This paper aims at designing and implementing a scheduler model for heterogeneous multiprocessor architectures based on software and hardware. As a proof of concept, the scheduler model was applied to the Linux operating system running on the SPARC Leon3 processor. In this sense, performance monitor...

Full description

Saved in:
Bibliographic Details
Main Authors: Bueno, Maikon A. F., de Holanda, Jose A. M., Pereira, Erinaldo, Marques, Eduardo
Format: Conference Proceeding
Language:English
Subjects:
Benchmark testing
Integrated circuits
Monitoring
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 10
container_issue
container_start_page 1
container_title
container_volume
creator Bueno, Maikon A. F.
de Holanda, Jose A. M.
Pereira, Erinaldo
Marques, Eduardo
description This paper aims at designing and implementing a scheduler model for heterogeneous multiprocessor architectures based on software and hardware. As a proof of concept, the scheduler model was applied to the Linux operating system running on the SPARC Leon3 processor. In this sense, performance monitors have been implemented within the processors, which identify demands of processes in real-time. For each process, its demand is projected for the other processors in the architecture and then, it is performed a balancing to maximize the total system performance by distributing processes among processors. The Hungarian maximization algorithm, used in balancing scheduler was developed in hardware, and provides greater parallelism and performance in the execution of the algorithm. The scheduler has been validated through the parallel execution of several benchmarks, resulting in decreased execution times compared to the scheduler without the heterogeneity support.
doi_str_mv 10.1109/RTCSA.2014.6910514
format conference_proceeding
fullrecord <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_6910514</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6910514</ieee_id><sourcerecordid>6910514</sourcerecordid><originalsourceid>FETCH-LOGICAL-i123t-d2b741519fd5cd62e6d12257344362e60476f73d50fa5b442cd03dff8b144bd3</originalsourceid><addsrcrecordid>eNotkMtKAzEYhSMoWGtfQDd5gan5c5mYZSneoFDQ7ktm8qcTmU6GJIP07bXY1TkfHL7FIeQB2BKAmafP3fprteQM5LI2wBTIK3IHUhsjjBL1NZlxwVUFXMMtWeT8zRgToLXhfEam7YjJljAcaD7lgkeap3GMqdASqR1oHPowIO1scj82YZWjL-dC21g5zOEw0Nx26KYeE_Ux0Q4LpnjAAeOU6XHqS2jj396mtgsF2zIlzPfkxts-4-KSc7J7fdmt36vN9u1jvdpUAbgoleONlqDAeKdaV3OsHXCutJBSnIlJXXstnGLeqkZK3jomnPfPDUjZODEnj__agIj7MYWjTaf95STxCw5gXpc</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Operating system support to an online hardware-software co-design scheduler for heterogeneous multicore architectures</title><source>IEEE Xplore All Conference Series</source><creator>Bueno, Maikon A. F. ; de Holanda, Jose A. M. ; Pereira, Erinaldo ; Marques, Eduardo</creator><creatorcontrib>Bueno, Maikon A. F. ; de Holanda, Jose A. M. ; Pereira, Erinaldo ; Marques, Eduardo</creatorcontrib><description>This paper aims at designing and implementing a scheduler model for heterogeneous multiprocessor architectures based on software and hardware. As a proof of concept, the scheduler model was applied to the Linux operating system running on the SPARC Leon3 processor. In this sense, performance monitors have been implemented within the processors, which identify demands of processes in real-time. For each process, its demand is projected for the other processors in the architecture and then, it is performed a balancing to maximize the total system performance by distributing processes among processors. The Hungarian maximization algorithm, used in balancing scheduler was developed in hardware, and provides greater parallelism and performance in the execution of the algorithm. The scheduler has been validated through the parallel execution of several benchmarks, resulting in decreased execution times compared to the scheduler without the heterogeneity support.</description><identifier>ISSN: 2325-1271</identifier><identifier>EISBN: 1479939536</identifier><identifier>EISBN: 9781479939534</identifier><identifier>DOI: 10.1109/RTCSA.2014.6910514</identifier><language>eng</language><publisher>IEEE</publisher><subject>Benchmark testing ; Integrated circuits ; Monitoring</subject><ispartof>2014 IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications, 2014, p.1-10</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6910514$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,23909,23910,25118,27902,54530,54907</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6910514$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Bueno, Maikon A. F.</creatorcontrib><creatorcontrib>de Holanda, Jose A. M.</creatorcontrib><creatorcontrib>Pereira, Erinaldo</creatorcontrib><creatorcontrib>Marques, Eduardo</creatorcontrib><title>Operating system support to an online hardware-software co-design scheduler for heterogeneous multicore architectures</title><title>2014 IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications</title><addtitle>RTCSA</addtitle><description>This paper aims at designing and implementing a scheduler model for heterogeneous multiprocessor architectures based on software and hardware. As a proof of concept, the scheduler model was applied to the Linux operating system running on the SPARC Leon3 processor. In this sense, performance monitors have been implemented within the processors, which identify demands of processes in real-time. For each process, its demand is projected for the other processors in the architecture and then, it is performed a balancing to maximize the total system performance by distributing processes among processors. The Hungarian maximization algorithm, used in balancing scheduler was developed in hardware, and provides greater parallelism and performance in the execution of the algorithm. The scheduler has been validated through the parallel execution of several benchmarks, resulting in decreased execution times compared to the scheduler without the heterogeneity support.</description><subject>Benchmark testing</subject><subject>Integrated circuits</subject><subject>Monitoring</subject><issn>2325-1271</issn><isbn>1479939536</isbn><isbn>9781479939534</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2014</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotkMtKAzEYhSMoWGtfQDd5gan5c5mYZSneoFDQ7ktm8qcTmU6GJIP07bXY1TkfHL7FIeQB2BKAmafP3fprteQM5LI2wBTIK3IHUhsjjBL1NZlxwVUFXMMtWeT8zRgToLXhfEam7YjJljAcaD7lgkeap3GMqdASqR1oHPowIO1scj82YZWjL-dC21g5zOEw0Nx26KYeE_Ux0Q4LpnjAAeOU6XHqS2jj396mtgsF2zIlzPfkxts-4-KSc7J7fdmt36vN9u1jvdpUAbgoleONlqDAeKdaV3OsHXCutJBSnIlJXXstnGLeqkZK3jomnPfPDUjZODEnj__agIj7MYWjTaf95STxCw5gXpc</recordid><startdate>20140801</startdate><enddate>20140801</enddate><creator>Bueno, Maikon A. F.</creator><creator>de Holanda, Jose A. M.</creator><creator>Pereira, Erinaldo</creator><creator>Marques, Eduardo</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>20140801</creationdate><title>Operating system support to an online hardware-software co-design scheduler for heterogeneous multicore architectures</title><author>Bueno, Maikon A. F. ; de Holanda, Jose A. M. ; Pereira, Erinaldo ; Marques, Eduardo</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i123t-d2b741519fd5cd62e6d12257344362e60476f73d50fa5b442cd03dff8b144bd3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2014</creationdate><topic>Benchmark testing</topic><topic>Integrated circuits</topic><topic>Monitoring</topic><toplevel>online_resources</toplevel><creatorcontrib>Bueno, Maikon A. F.</creatorcontrib><creatorcontrib>de Holanda, Jose A. M.</creatorcontrib><creatorcontrib>Pereira, Erinaldo</creatorcontrib><creatorcontrib>Marques, Eduardo</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library Online</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Bueno, Maikon A. F.</au><au>de Holanda, Jose A. M.</au><au>Pereira, Erinaldo</au><au>Marques, Eduardo</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Operating system support to an online hardware-software co-design scheduler for heterogeneous multicore architectures</atitle><btitle>2014 IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications</btitle><stitle>RTCSA</stitle><date>2014-08-01</date><risdate>2014</risdate><spage>1</spage><epage>10</epage><pages>1-10</pages><issn>2325-1271</issn><eisbn>1479939536</eisbn><eisbn>9781479939534</eisbn><abstract>This paper aims at designing and implementing a scheduler model for heterogeneous multiprocessor architectures based on software and hardware. As a proof of concept, the scheduler model was applied to the Linux operating system running on the SPARC Leon3 processor. In this sense, performance monitors have been implemented within the processors, which identify demands of processes in real-time. For each process, its demand is projected for the other processors in the architecture and then, it is performed a balancing to maximize the total system performance by distributing processes among processors. The Hungarian maximization algorithm, used in balancing scheduler was developed in hardware, and provides greater parallelism and performance in the execution of the algorithm. The scheduler has been validated through the parallel execution of several benchmarks, resulting in decreased execution times compared to the scheduler without the heterogeneity support.</abstract><pub>IEEE</pub><doi>10.1109/RTCSA.2014.6910514</doi><tpages>10</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 2325-1271
ispartof 2014 IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications, 2014, p.1-10
issn 2325-1271
language eng
recordid cdi_ieee_primary_6910514
source IEEE Xplore All Conference Series
subjects Benchmark testing
Integrated circuits
Monitoring
title Operating system support to an online hardware-software co-design scheduler for heterogeneous multicore architectures
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-14T23%3A09%3A19IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Operating%20system%20support%20to%20an%20online%20hardware-software%20co-design%20scheduler%20for%20heterogeneous%20multicore%20architectures&rft.btitle=2014%20IEEE%2020th%20International%20Conference%20on%20Embedded%20and%20Real-Time%20Computing%20Systems%20and%20Applications&rft.au=Bueno,%20Maikon%20A.%20F.&rft.date=2014-08-01&rft.spage=1&rft.epage=10&rft.pages=1-10&rft.issn=2325-1271&rft_id=info:doi/10.1109/RTCSA.2014.6910514&rft.eisbn=1479939536&rft.eisbn_list=9781479939534&rft_dat=%3Cieee_CHZPO%3E6910514%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i123t-d2b741519fd5cd62e6d12257344362e60476f73d50fa5b442cd03dff8b144bd3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6910514&rfr_iscdi=true