A new surface potential-based compact model for a-IGZO TFTs in RFID applications

For the first time, we present a surface potential-based compact model for a-IGZO TFTs based on multiple trapping-release theory and benchmark our work against device measurements. This model does not require time-consuming calculation. Meanwhile, we have developed the automatic parameter extraction...

Full description

Saved in:
Bibliographic Details
Main Authors: Zhiwei Zong, Ling Li, Jin Jang, Zhigang Li, Nianduan Lu, Liwei Shang, Zhuoyu Ji, Ming Liu
Format: Conference Proceeding
Language:English
Subjects:
Data models
Integrated circuit modeling
Logic gates
Radiofrequency identification
Solid modeling
Thin film transistors
Citations: Items that cite this one
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c138t-cdd51897ba82dcb2f87bf9cecc26024b043ee833e9e47c4ebd15f841fe64e20a3
cites
container_end_page 35.5.4
container_issue
container_start_page 35.5.1
container_title
container_volume
creator Zhiwei Zong
Ling Li
Jin Jang
Zhigang Li
Nianduan Lu
Liwei Shang
Zhuoyu Ji
Ming Liu
description For the first time, we present a surface potential-based compact model for a-IGZO TFTs based on multiple trapping-release theory and benchmark our work against device measurements. This model does not require time-consuming calculation. Meanwhile, we have developed the automatic parameter extraction program, which can extract the parameters rapidly and accurately. Moreover, the compact model is coded in Verilog-A, and implemented in a vendor CAD environment. This model provides physics-based consistent description of DC and AC device characteristics and enables accurate circuit-level performance prediction and RFID circuit design of a-IGZO TFTs.
doi_str_mv 10.1109/IEDM.2014.7047176
format conference_proceeding
fullrecord <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_7047176</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>7047176</ieee_id><sourcerecordid>7047176</sourcerecordid><originalsourceid>FETCH-LOGICAL-c138t-cdd51897ba82dcb2f87bf9cecc26024b043ee833e9e47c4ebd15f841fe64e20a3</originalsourceid><addsrcrecordid>eNot0E9LwzAYgPEoCm7TDyBe8gUy3zdJm-Q49s_CZCITxMtI0zdQ6drSVMRvv4M7Pbff4WHsEWGOCO65WK9e5xJQzw1ogya_YlPUxjkLgOqaTSRmuQA0nzdsApgrgQ7tHZum9A0gTeayCXtb8JZ-efoZog_E-26kdqx9I0qfqOKhO_U-jPzUVdTw2A3ci2L7teeHzSHxuuXvm2LFfd83dfBj3bXpnt1G3yR6uHTGPjbrw_JF7PbbYrnYiYDKjiJUVYbWmdJbWYVSRmvK6AKFIHOQugStiKxS5EiboKmsMItWY6RckwSvZuzp362J6NgP9ckPf8fLCXUGKfxP9w</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A new surface potential-based compact model for a-IGZO TFTs in RFID applications</title><source>IEEE Xplore All Conference Series</source><creator>Zhiwei Zong ; Ling Li ; Jin Jang ; Zhigang Li ; Nianduan Lu ; Liwei Shang ; Zhuoyu Ji ; Ming Liu</creator><creatorcontrib>Zhiwei Zong ; Ling Li ; Jin Jang ; Zhigang Li ; Nianduan Lu ; Liwei Shang ; Zhuoyu Ji ; Ming Liu</creatorcontrib><description>For the first time, we present a surface potential-based compact model for a-IGZO TFTs based on multiple trapping-release theory and benchmark our work against device measurements. This model does not require time-consuming calculation. Meanwhile, we have developed the automatic parameter extraction program, which can extract the parameters rapidly and accurately. Moreover, the compact model is coded in Verilog-A, and implemented in a vendor CAD environment. This model provides physics-based consistent description of DC and AC device characteristics and enables accurate circuit-level performance prediction and RFID circuit design of a-IGZO TFTs.</description><identifier>ISSN: 0163-1918</identifier><identifier>EISSN: 2156-017X</identifier><identifier>EISBN: 1479980013</identifier><identifier>EISBN: 9781479980017</identifier><identifier>DOI: 10.1109/IEDM.2014.7047176</identifier><language>eng</language><publisher>IEEE</publisher><subject>Data models ; Integrated circuit modeling ; Logic gates ; Radiofrequency identification ; Solid modeling ; Thin film transistors</subject><ispartof>2014 IEEE International Electron Devices Meeting, 2014, p.35.5.1-35.5.4</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c138t-cdd51897ba82dcb2f87bf9cecc26024b043ee833e9e47c4ebd15f841fe64e20a3</citedby></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/7047176$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,23909,23910,25118,27902,54530,54907</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/7047176$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Zhiwei Zong</creatorcontrib><creatorcontrib>Ling Li</creatorcontrib><creatorcontrib>Jin Jang</creatorcontrib><creatorcontrib>Zhigang Li</creatorcontrib><creatorcontrib>Nianduan Lu</creatorcontrib><creatorcontrib>Liwei Shang</creatorcontrib><creatorcontrib>Zhuoyu Ji</creatorcontrib><creatorcontrib>Ming Liu</creatorcontrib><title>A new surface potential-based compact model for a-IGZO TFTs in RFID applications</title><title>2014 IEEE International Electron Devices Meeting</title><addtitle>IEDM</addtitle><description>For the first time, we present a surface potential-based compact model for a-IGZO TFTs based on multiple trapping-release theory and benchmark our work against device measurements. This model does not require time-consuming calculation. Meanwhile, we have developed the automatic parameter extraction program, which can extract the parameters rapidly and accurately. Moreover, the compact model is coded in Verilog-A, and implemented in a vendor CAD environment. This model provides physics-based consistent description of DC and AC device characteristics and enables accurate circuit-level performance prediction and RFID circuit design of a-IGZO TFTs.</description><subject>Data models</subject><subject>Integrated circuit modeling</subject><subject>Logic gates</subject><subject>Radiofrequency identification</subject><subject>Solid modeling</subject><subject>Thin film transistors</subject><issn>0163-1918</issn><issn>2156-017X</issn><isbn>1479980013</isbn><isbn>9781479980017</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2014</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNot0E9LwzAYgPEoCm7TDyBe8gUy3zdJm-Q49s_CZCITxMtI0zdQ6drSVMRvv4M7Pbff4WHsEWGOCO65WK9e5xJQzw1ogya_YlPUxjkLgOqaTSRmuQA0nzdsApgrgQ7tHZum9A0gTeayCXtb8JZ-efoZog_E-26kdqx9I0qfqOKhO_U-jPzUVdTw2A3ci2L7teeHzSHxuuXvm2LFfd83dfBj3bXpnt1G3yR6uHTGPjbrw_JF7PbbYrnYiYDKjiJUVYbWmdJbWYVSRmvK6AKFIHOQugStiKxS5EiboKmsMItWY6RckwSvZuzp362J6NgP9ckPf8fLCXUGKfxP9w</recordid><startdate>201412</startdate><enddate>201412</enddate><creator>Zhiwei Zong</creator><creator>Ling Li</creator><creator>Jin Jang</creator><creator>Zhigang Li</creator><creator>Nianduan Lu</creator><creator>Liwei Shang</creator><creator>Zhuoyu Ji</creator><creator>Ming Liu</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>201412</creationdate><title>A new surface potential-based compact model for a-IGZO TFTs in RFID applications</title><author>Zhiwei Zong ; Ling Li ; Jin Jang ; Zhigang Li ; Nianduan Lu ; Liwei Shang ; Zhuoyu Ji ; Ming Liu</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c138t-cdd51897ba82dcb2f87bf9cecc26024b043ee833e9e47c4ebd15f841fe64e20a3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2014</creationdate><topic>Data models</topic><topic>Integrated circuit modeling</topic><topic>Logic gates</topic><topic>Radiofrequency identification</topic><topic>Solid modeling</topic><topic>Thin film transistors</topic><toplevel>online_resources</toplevel><creatorcontrib>Zhiwei Zong</creatorcontrib><creatorcontrib>Ling Li</creatorcontrib><creatorcontrib>Jin Jang</creatorcontrib><creatorcontrib>Zhigang Li</creatorcontrib><creatorcontrib>Nianduan Lu</creatorcontrib><creatorcontrib>Liwei Shang</creatorcontrib><creatorcontrib>Zhuoyu Ji</creatorcontrib><creatorcontrib>Ming Liu</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Xplore</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Zhiwei Zong</au><au>Ling Li</au><au>Jin Jang</au><au>Zhigang Li</au><au>Nianduan Lu</au><au>Liwei Shang</au><au>Zhuoyu Ji</au><au>Ming Liu</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A new surface potential-based compact model for a-IGZO TFTs in RFID applications</atitle><btitle>2014 IEEE International Electron Devices Meeting</btitle><stitle>IEDM</stitle><date>2014-12</date><risdate>2014</risdate><spage>35.5.1</spage><epage>35.5.4</epage><pages>35.5.1-35.5.4</pages><issn>0163-1918</issn><eissn>2156-017X</eissn><eisbn>1479980013</eisbn><eisbn>9781479980017</eisbn><abstract>For the first time, we present a surface potential-based compact model for a-IGZO TFTs based on multiple trapping-release theory and benchmark our work against device measurements. This model does not require time-consuming calculation. Meanwhile, we have developed the automatic parameter extraction program, which can extract the parameters rapidly and accurately. Moreover, the compact model is coded in Verilog-A, and implemented in a vendor CAD environment. This model provides physics-based consistent description of DC and AC device characteristics and enables accurate circuit-level performance prediction and RFID circuit design of a-IGZO TFTs.</abstract><pub>IEEE</pub><doi>10.1109/IEDM.2014.7047176</doi></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0163-1918
ispartof 2014 IEEE International Electron Devices Meeting, 2014, p.35.5.1-35.5.4
issn 0163-1918
2156-017X
language eng
recordid cdi_ieee_primary_7047176
source IEEE Xplore All Conference Series
subjects Data models
Integrated circuit modeling
Logic gates
Radiofrequency identification
Solid modeling
Thin film transistors
title A new surface potential-based compact model for a-IGZO TFTs in RFID applications
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-01T10%3A05%3A04IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20new%20surface%20potential-based%20compact%20model%20for%20a-IGZO%20TFTs%20in%20RFID%20applications&rft.btitle=2014%20IEEE%20International%20Electron%20Devices%20Meeting&rft.au=Zhiwei%20Zong&rft.date=2014-12&rft.spage=35.5.1&rft.epage=35.5.4&rft.pages=35.5.1-35.5.4&rft.issn=0163-1918&rft.eissn=2156-017X&rft_id=info:doi/10.1109/IEDM.2014.7047176&rft.eisbn=1479980013&rft.eisbn_list=9781479980017&rft_dat=%3Cieee_CHZPO%3E7047176%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c138t-cdd51897ba82dcb2f87bf9cecc26024b043ee833e9e47c4ebd15f841fe64e20a3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=7047176&rfr_iscdi=true