Loading…

Impact of DC and RF non-conducting stress on nMOS reliability

The increase of leakage current in deep-submicrometer MOS transistors operated below threshold is becoming a reliability concern for scaled technology nodes. Especially high-power analog applications like high efficiency PAs and RF-switches undergo to strong lateral field when V g

Saved in:
Bibliographic Details
Main Authors: Cattaneo, A., Pinarello, S., Mueller, J.-E, Weigel, R.
Format: Conference Proceeding
Language:English
Subjects:
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page XT.4.4
container_issue
container_start_page XT.4.1
container_title
container_volume
creator Cattaneo, A.
Pinarello, S.
Mueller, J.-E
Weigel, R.
description The increase of leakage current in deep-submicrometer MOS transistors operated below threshold is becoming a reliability concern for scaled technology nodes. Especially high-power analog applications like high efficiency PAs and RF-switches undergo to strong lateral field when V g
doi_str_mv 10.1109/IRPS.2015.7112835
format conference_proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_7112835</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>7112835</ieee_id><sourcerecordid>7112835</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-7636f83c51b1e33395e48670f0202679feab4521e41a7a8f4522627bfbb90d143</originalsourceid><addsrcrecordid>eNotj71OwzAYRQ0CiarkARCLX8DBn_89MKBAIVJRUQtzZSc2MkqdKglD355IdDpnOroXoTugJQC1D_X2Y1cyCrLUAMxweYEKqw0IpbnmivFLtADLDQFj4Wp2KYBoytQNKsbxh1IKVmlL1QI91oejaybcR_xcYZdbvF3h3GfS9Ln9baaUv_E4DWEccZ9xft_s8BC65Hzq0nS6RdfRdWMozlyir9XLZ_VG1pvXunpakwRaTkQrrqLhjQQPgXNuZRBGaRopm0dpG4PzQjIIApx2Js7OFNM-em9pC4Iv0f1_N4UQ9schHdxw2p_P8z-IJkjR</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Impact of DC and RF non-conducting stress on nMOS reliability</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Cattaneo, A. ; Pinarello, S. ; Mueller, J.-E ; Weigel, R.</creator><creatorcontrib>Cattaneo, A. ; Pinarello, S. ; Mueller, J.-E ; Weigel, R.</creatorcontrib><description>The increase of leakage current in deep-submicrometer MOS transistors operated below threshold is becoming a reliability concern for scaled technology nodes. Especially high-power analog applications like high efficiency PAs and RF-switches undergo to strong lateral field when V g &lt;;V th . Indeed an increased degradation for these MOS applications was already reported in the state of the art but not completely understood. In this paper a thorough study of the DC non-conducting (NC) stress is presented and a new physical model describing the worsening of the electrical parameter is proposed. This model is suitable for being extended to the high frequency regime by means of a quasi-static sum (QS). For the first time RF stress measurements are conducted in various NC configurations. No frequency dependency is detected up to 4Ghz and the QS model is able to precisely predict the performance degradation.</description><identifier>ISSN: 1541-7026</identifier><identifier>EISSN: 1938-1891</identifier><identifier>EISBN: 9781467373623</identifier><identifier>EISBN: 1467373621</identifier><identifier>DOI: 10.1109/IRPS.2015.7112835</identifier><language>eng</language><publisher>IEEE</publisher><subject>Degradation ; MOSFET ; Performance evaluation ; Predictive models ; Radio frequency ; Reliability ; Stress</subject><ispartof>2015 IEEE International Reliability Physics Symposium, 2015, p.XT.4.1-XT.4.4</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/7112835$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54555,54920,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/7112835$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Cattaneo, A.</creatorcontrib><creatorcontrib>Pinarello, S.</creatorcontrib><creatorcontrib>Mueller, J.-E</creatorcontrib><creatorcontrib>Weigel, R.</creatorcontrib><title>Impact of DC and RF non-conducting stress on nMOS reliability</title><title>2015 IEEE International Reliability Physics Symposium</title><addtitle>IRPS</addtitle><description>The increase of leakage current in deep-submicrometer MOS transistors operated below threshold is becoming a reliability concern for scaled technology nodes. Especially high-power analog applications like high efficiency PAs and RF-switches undergo to strong lateral field when V g &lt;;V th . Indeed an increased degradation for these MOS applications was already reported in the state of the art but not completely understood. In this paper a thorough study of the DC non-conducting (NC) stress is presented and a new physical model describing the worsening of the electrical parameter is proposed. This model is suitable for being extended to the high frequency regime by means of a quasi-static sum (QS). For the first time RF stress measurements are conducted in various NC configurations. No frequency dependency is detected up to 4Ghz and the QS model is able to precisely predict the performance degradation.</description><subject>Degradation</subject><subject>MOSFET</subject><subject>Performance evaluation</subject><subject>Predictive models</subject><subject>Radio frequency</subject><subject>Reliability</subject><subject>Stress</subject><issn>1541-7026</issn><issn>1938-1891</issn><isbn>9781467373623</isbn><isbn>1467373621</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2015</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotj71OwzAYRQ0CiarkARCLX8DBn_89MKBAIVJRUQtzZSc2MkqdKglD355IdDpnOroXoTugJQC1D_X2Y1cyCrLUAMxweYEKqw0IpbnmivFLtADLDQFj4Wp2KYBoytQNKsbxh1IKVmlL1QI91oejaybcR_xcYZdbvF3h3GfS9Ln9baaUv_E4DWEccZ9xft_s8BC65Hzq0nS6RdfRdWMozlyir9XLZ_VG1pvXunpakwRaTkQrrqLhjQQPgXNuZRBGaRopm0dpG4PzQjIIApx2Js7OFNM-em9pC4Iv0f1_N4UQ9schHdxw2p_P8z-IJkjR</recordid><startdate>201504</startdate><enddate>201504</enddate><creator>Cattaneo, A.</creator><creator>Pinarello, S.</creator><creator>Mueller, J.-E</creator><creator>Weigel, R.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>201504</creationdate><title>Impact of DC and RF non-conducting stress on nMOS reliability</title><author>Cattaneo, A. ; Pinarello, S. ; Mueller, J.-E ; Weigel, R.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-7636f83c51b1e33395e48670f0202679feab4521e41a7a8f4522627bfbb90d143</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2015</creationdate><topic>Degradation</topic><topic>MOSFET</topic><topic>Performance evaluation</topic><topic>Predictive models</topic><topic>Radio frequency</topic><topic>Reliability</topic><topic>Stress</topic><toplevel>online_resources</toplevel><creatorcontrib>Cattaneo, A.</creatorcontrib><creatorcontrib>Pinarello, S.</creatorcontrib><creatorcontrib>Mueller, J.-E</creatorcontrib><creatorcontrib>Weigel, R.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Xplore</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Cattaneo, A.</au><au>Pinarello, S.</au><au>Mueller, J.-E</au><au>Weigel, R.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Impact of DC and RF non-conducting stress on nMOS reliability</atitle><btitle>2015 IEEE International Reliability Physics Symposium</btitle><stitle>IRPS</stitle><date>2015-04</date><risdate>2015</risdate><spage>XT.4.1</spage><epage>XT.4.4</epage><pages>XT.4.1-XT.4.4</pages><issn>1541-7026</issn><eissn>1938-1891</eissn><eisbn>9781467373623</eisbn><eisbn>1467373621</eisbn><abstract>The increase of leakage current in deep-submicrometer MOS transistors operated below threshold is becoming a reliability concern for scaled technology nodes. Especially high-power analog applications like high efficiency PAs and RF-switches undergo to strong lateral field when V g &lt;;V th . Indeed an increased degradation for these MOS applications was already reported in the state of the art but not completely understood. In this paper a thorough study of the DC non-conducting (NC) stress is presented and a new physical model describing the worsening of the electrical parameter is proposed. This model is suitable for being extended to the high frequency regime by means of a quasi-static sum (QS). For the first time RF stress measurements are conducted in various NC configurations. No frequency dependency is detected up to 4Ghz and the QS model is able to precisely predict the performance degradation.</abstract><pub>IEEE</pub><doi>10.1109/IRPS.2015.7112835</doi></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1541-7026
ispartof 2015 IEEE International Reliability Physics Symposium, 2015, p.XT.4.1-XT.4.4
issn 1541-7026
1938-1891
language eng
recordid cdi_ieee_primary_7112835
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Degradation
MOSFET
Performance evaluation
Predictive models
Radio frequency
Reliability
Stress
title Impact of DC and RF non-conducting stress on nMOS reliability
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-06T22%3A09%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Impact%20of%20DC%20and%20RF%20non-conducting%20stress%20on%20nMOS%20reliability&rft.btitle=2015%20IEEE%20International%20Reliability%20Physics%20Symposium&rft.au=Cattaneo,%20A.&rft.date=2015-04&rft.spage=XT.4.1&rft.epage=XT.4.4&rft.pages=XT.4.1-XT.4.4&rft.issn=1541-7026&rft.eissn=1938-1891&rft_id=info:doi/10.1109/IRPS.2015.7112835&rft.eisbn=9781467373623&rft.eisbn_list=1467373621&rft_dat=%3Cieee_6IE%3E7112835%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i175t-7636f83c51b1e33395e48670f0202679feab4521e41a7a8f4522627bfbb90d143%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=7112835&rfr_iscdi=true