A 10-Gb/s receiver with a continuous-time linear equalizer and 1-tap decision-feedback equalizer

This paper presents a wireline receiver design of CMOS I/O at 10-Gb/s data rate. A power efficient continuous-time linear equalizer (CTLE) and 1-tap lookahead decision feedback equalizer (DFE) are designed and implemented in a 45 nm CMOS technology. The DFE employs a sampler including a current inje...

Full description

Saved in:
Bibliographic Details
Main Authors: Yongsuk Choi, Yong-Bin Kim
Format: Conference Proceeding
Language:English
Subjects:
Clocks
CMOS integrated circuits
Continuous-time linear equalizer
decision feedback equalizer
Decision feedback equalizers
high-speed I/O
Noise
receiver
Receivers
serial link
speculative
Timing
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 4
container_issue
container_start_page 1
container_title
container_volume
creator Yongsuk Choi
Yong-Bin Kim
description This paper presents a wireline receiver design of CMOS I/O at 10-Gb/s data rate. A power efficient continuous-time linear equalizer (CTLE) and 1-tap lookahead decision feedback equalizer (DFE) are designed and implemented in a 45 nm CMOS technology. The DFE employs a sampler including a current injection section that makes no use of summer as a separated block. In addition, cascode structure increases kick-back noise immunity and reduces power consumption by 11%. The PLL used in the proposed receiver drives 5 GHz clock frequency with 12.62 ps pk-pk jitter. The core receiver circuit consumes 14.3 mW at a 1.1 V supply voltage when processing 10 Gb/s data rate with 15 dB of channel loss at Nyquist frequency.
doi_str_mv 10.1109/MWSCAS.2015.7282072
format conference_proceeding
fullrecord <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_7282072</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>7282072</ieee_id><sourcerecordid>7282072</sourcerecordid><originalsourceid>FETCH-LOGICAL-i208t-6cb9ac58d95f52993d2b2740c220b8f85608a275dfc6c1d5777b4a805af0aaf33</originalsourceid><addsrcrecordid>eNpFkMFOAjEURavRRES-gE1_oPDaTqftkhAFE4wLNC7xTfsaqzDgzKDRrxcjiatzFid3cRkbShhJCX5897ScTpYjBdKMrHIKrDphA2-dLEqrS2OcPGU9eaDQzvuzXy8Obovygl227SuA0lb6HnuecAliVo1b3lCg_EEN_8zdC0cetnWX6_1234oub4ivc03YcHrf4zp_HzqsI5eiwx2PFHKbt7VIRLHC8PZfXbHzhOuWBkf22ePN9cN0Lhb3s9vpZCGyAteJMlQeg3HRm2SU9zqqStkCglJQueRMCQ6VNTGFMshorLVVgQ4MJkBMWvfZ8G83E9Fq1-QNNl-r4zn6B6eOVuM</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A 10-Gb/s receiver with a continuous-time linear equalizer and 1-tap decision-feedback equalizer</title><source>IEEE Xplore All Conference Series</source><creator>Yongsuk Choi ; Yong-Bin Kim</creator><creatorcontrib>Yongsuk Choi ; Yong-Bin Kim</creatorcontrib><description>This paper presents a wireline receiver design of CMOS I/O at 10-Gb/s data rate. A power efficient continuous-time linear equalizer (CTLE) and 1-tap lookahead decision feedback equalizer (DFE) are designed and implemented in a 45 nm CMOS technology. The DFE employs a sampler including a current injection section that makes no use of summer as a separated block. In addition, cascode structure increases kick-back noise immunity and reduces power consumption by 11%. The PLL used in the proposed receiver drives 5 GHz clock frequency with 12.62 ps pk-pk jitter. The core receiver circuit consumes 14.3 mW at a 1.1 V supply voltage when processing 10 Gb/s data rate with 15 dB of channel loss at Nyquist frequency.</description><identifier>ISSN: 1548-3746</identifier><identifier>EISSN: 1558-3899</identifier><identifier>EISBN: 9781467365581</identifier><identifier>EISBN: 1467365580</identifier><identifier>DOI: 10.1109/MWSCAS.2015.7282072</identifier><language>eng</language><publisher>IEEE</publisher><subject>Clocks ; CMOS integrated circuits ; Continuous-time linear equalizer ; decision feedback equalizer ; Decision feedback equalizers ; high-speed I/O ; Noise ; receiver ; Receivers ; serial link ; speculative ; Timing</subject><ispartof>2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS), 2015, p.1-4</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/7282072$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,27925,54555,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/7282072$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Yongsuk Choi</creatorcontrib><creatorcontrib>Yong-Bin Kim</creatorcontrib><title>A 10-Gb/s receiver with a continuous-time linear equalizer and 1-tap decision-feedback equalizer</title><title>2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS)</title><addtitle>MWSCAS</addtitle><description>This paper presents a wireline receiver design of CMOS I/O at 10-Gb/s data rate. A power efficient continuous-time linear equalizer (CTLE) and 1-tap lookahead decision feedback equalizer (DFE) are designed and implemented in a 45 nm CMOS technology. The DFE employs a sampler including a current injection section that makes no use of summer as a separated block. In addition, cascode structure increases kick-back noise immunity and reduces power consumption by 11%. The PLL used in the proposed receiver drives 5 GHz clock frequency with 12.62 ps pk-pk jitter. The core receiver circuit consumes 14.3 mW at a 1.1 V supply voltage when processing 10 Gb/s data rate with 15 dB of channel loss at Nyquist frequency.</description><subject>Clocks</subject><subject>CMOS integrated circuits</subject><subject>Continuous-time linear equalizer</subject><subject>decision feedback equalizer</subject><subject>Decision feedback equalizers</subject><subject>high-speed I/O</subject><subject>Noise</subject><subject>receiver</subject><subject>Receivers</subject><subject>serial link</subject><subject>speculative</subject><subject>Timing</subject><issn>1548-3746</issn><issn>1558-3899</issn><isbn>9781467365581</isbn><isbn>1467365580</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2015</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNpFkMFOAjEURavRRES-gE1_oPDaTqftkhAFE4wLNC7xTfsaqzDgzKDRrxcjiatzFid3cRkbShhJCX5897ScTpYjBdKMrHIKrDphA2-dLEqrS2OcPGU9eaDQzvuzXy8Obovygl227SuA0lb6HnuecAliVo1b3lCg_EEN_8zdC0cetnWX6_1234oub4ivc03YcHrf4zp_HzqsI5eiwx2PFHKbt7VIRLHC8PZfXbHzhOuWBkf22ePN9cN0Lhb3s9vpZCGyAteJMlQeg3HRm2SU9zqqStkCglJQueRMCQ6VNTGFMshorLVVgQ4MJkBMWvfZ8G83E9Fq1-QNNl-r4zn6B6eOVuM</recordid><startdate>20150801</startdate><enddate>20150801</enddate><creator>Yongsuk Choi</creator><creator>Yong-Bin Kim</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>20150801</creationdate><title>A 10-Gb/s receiver with a continuous-time linear equalizer and 1-tap decision-feedback equalizer</title><author>Yongsuk Choi ; Yong-Bin Kim</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i208t-6cb9ac58d95f52993d2b2740c220b8f85608a275dfc6c1d5777b4a805af0aaf33</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2015</creationdate><topic>Clocks</topic><topic>CMOS integrated circuits</topic><topic>Continuous-time linear equalizer</topic><topic>decision feedback equalizer</topic><topic>Decision feedback equalizers</topic><topic>high-speed I/O</topic><topic>Noise</topic><topic>receiver</topic><topic>Receivers</topic><topic>serial link</topic><topic>speculative</topic><topic>Timing</topic><toplevel>online_resources</toplevel><creatorcontrib>Yongsuk Choi</creatorcontrib><creatorcontrib>Yong-Bin Kim</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Xplore (Online service)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Yongsuk Choi</au><au>Yong-Bin Kim</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A 10-Gb/s receiver with a continuous-time linear equalizer and 1-tap decision-feedback equalizer</atitle><btitle>2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS)</btitle><stitle>MWSCAS</stitle><date>2015-08-01</date><risdate>2015</risdate><spage>1</spage><epage>4</epage><pages>1-4</pages><issn>1548-3746</issn><eissn>1558-3899</eissn><eisbn>9781467365581</eisbn><eisbn>1467365580</eisbn><abstract>This paper presents a wireline receiver design of CMOS I/O at 10-Gb/s data rate. A power efficient continuous-time linear equalizer (CTLE) and 1-tap lookahead decision feedback equalizer (DFE) are designed and implemented in a 45 nm CMOS technology. The DFE employs a sampler including a current injection section that makes no use of summer as a separated block. In addition, cascode structure increases kick-back noise immunity and reduces power consumption by 11%. The PLL used in the proposed receiver drives 5 GHz clock frequency with 12.62 ps pk-pk jitter. The core receiver circuit consumes 14.3 mW at a 1.1 V supply voltage when processing 10 Gb/s data rate with 15 dB of channel loss at Nyquist frequency.</abstract><pub>IEEE</pub><doi>10.1109/MWSCAS.2015.7282072</doi><tpages>4</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1548-3746
ispartof 2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS), 2015, p.1-4
issn 1548-3746
1558-3899
language eng
recordid cdi_ieee_primary_7282072
source IEEE Xplore All Conference Series
subjects Clocks
CMOS integrated circuits
Continuous-time linear equalizer
decision feedback equalizer
Decision feedback equalizers
high-speed I/O
Noise
receiver
Receivers
serial link
speculative
Timing
title A 10-Gb/s receiver with a continuous-time linear equalizer and 1-tap decision-feedback equalizer
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-02T13%3A21%3A27IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%2010-Gb/s%20receiver%20with%20a%20continuous-time%20linear%20equalizer%20and%201-tap%20decision-feedback%20equalizer&rft.btitle=2015%20IEEE%2058th%20International%20Midwest%20Symposium%20on%20Circuits%20and%20Systems%20(MWSCAS)&rft.au=Yongsuk%20Choi&rft.date=2015-08-01&rft.spage=1&rft.epage=4&rft.pages=1-4&rft.issn=1548-3746&rft.eissn=1558-3899&rft_id=info:doi/10.1109/MWSCAS.2015.7282072&rft.eisbn=9781467365581&rft.eisbn_list=1467365580&rft_dat=%3Cieee_CHZPO%3E7282072%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i208t-6cb9ac58d95f52993d2b2740c220b8f85608a275dfc6c1d5777b4a805af0aaf33%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=7282072&rfr_iscdi=true