Chopper stabilized sub 1V reference voltage in 65nm CMOS

A sub 1V reference circuit is proposed, that exploits the CTAT and PTAT voltages in the beta multiplier circuit to attain a stable voltage with temperature and power supply. A one-time calibration is integrated in the architecture to get a good performance over process. Further, chopper stabilizatio...

Full description

Saved in:
Bibliographic Details
Main Authors: Palani, Rakesh Kumar, Rangarajan, Aravindhan, Harjani, Ramesh
Format: Conference Proceeding
Language:English
Subjects:
Choppers (circuits)
CMOS
MOSFET
Noise
Photonic band gap
Power supplies
subbandgap reference voltage circuit
temperature sensitivity
Threshold voltage
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:A sub 1V reference circuit is proposed, that exploits the CTAT and PTAT voltages in the beta multiplier circuit to attain a stable voltage with temperature and power supply. A one-time calibration is integrated in the architecture to get a good performance over process. Further, chopper stabilization is proposed in the circuit itself rather than in the OTA to acheive a 4.8x reduction in integrated flicker noise voltage without increasing power dissipation. The prototype designed in TSMC's 65nm general purpose CMOS for 236mV nominal voltage, shows a temperature coefficient of 18 ppm/°C from -40 to 100°C with a power supply ranging from 0.8 to 2V while consuming 16μA current. Simulated variation in the reference voltage is 0.7mV with power supply at nominal temperature.
ISSN:1548-3746
1558-3899
DOI:10.1109/MWSCAS.2015.7282081