Loading…
A 5-GHz inductor-noise cancelling receiver with 1.8 dB noise figure in 65nm LP CMOS
In this paper, a novel receiver architecture with inductor-noise cancellation technique is presented. The proposed receiver employs two separate down-conversion paths driven by I/Q LOs respectively, and the noise of on-chip gate inductor of common-source LNA is cancelled at the baseband output, with...
Saved in:
| Main Authors: | , , , , , |
|---|---|
| Format: | Conference Proceeding |
| Language: | English |
| Subjects: | |
| Online Access: | Request full text |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| cited_by | |
|---|---|
| cites | |
| container_end_page | 86 |
| container_issue | |
| container_start_page | 83 |
| container_title | |
| container_volume | |
| creator | Qin, Chuan Zhang, Lei Pan, Zhijian Zhang, Li Wang, Yan Yu, Zhiping |
| description | In this paper, a novel receiver architecture with inductor-noise cancellation technique is presented. The proposed receiver employs two separate down-conversion paths driven by I/Q LOs respectively, and the noise of on-chip gate inductor of common-source LNA is cancelled at the baseband output, without additional penalty on power consumption, while the signal is in-phase and strengthened. The noise figure is therefore significantly improved versus prior arts. A demo 5-GHz receiver employing the proposed architecture is designed and implemented in a 65-nm low power CMOS process. Measured result shows a noise figure of 1.8 dB at 5 GHz band, while consuming only 95 mW of power from a 1.2 V supply. |
| doi_str_mv | 10.1109/RFIC.2016.7508256 |
| format | conference_proceeding |
| fullrecord | <record><control><sourceid>proquest_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_7508256</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>7508256</ieee_id><sourcerecordid>1835661068</sourcerecordid><originalsourceid>FETCH-LOGICAL-i208t-1f8a26f65bfe82fb2f108b4746cd9b515b8eaed9ba08b5cbebe37df602347c1d3</originalsourceid><addsrcrecordid>eNotkMtOwzAURA0SEm3hAxAbL9kk-BE_siwRfUhFRRTWkeNcF6M2KXYCgq8nqF3NaHTm6moQuqEkpZTk9y-zZZEyQmWqBNFMyDM0pplUXEtByTkaMa5EQvJcXKJxjB-EEEVlPkKbKRbJfPGLfVP3tmtD0rQ-AramsbDb-WaLA1jwXxDwt-_eMU01rh_wkXJ-2wcYuliKZo9Xz7h4Wm-u0IUzuwjXJ52gt9nja7FIVuv5spiuEs-I7hLqtGHSSVE50MxVzFGiq0xl0tZ5JaioNBgYrBliYSuogKvaScJ4piyt-QTdHe8eQvvZQ-zKvY__X5sG2j6WVHMhJSVSD-jtEfUAUB6C35vwU5624n-T71uq</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype><pqid>1835661068</pqid></control><display><type>conference_proceeding</type><title>A 5-GHz inductor-noise cancelling receiver with 1.8 dB noise figure in 65nm LP CMOS</title><source>IEEE Xplore All Conference Series</source><creator>Qin, Chuan ; Zhang, Lei ; Pan, Zhijian ; Zhang, Li ; Wang, Yan ; Yu, Zhiping</creator><creatorcontrib>Qin, Chuan ; Zhang, Lei ; Pan, Zhijian ; Zhang, Li ; Wang, Yan ; Yu, Zhiping</creatorcontrib><description>In this paper, a novel receiver architecture with inductor-noise cancellation technique is presented. The proposed receiver employs two separate down-conversion paths driven by I/Q LOs respectively, and the noise of on-chip gate inductor of common-source LNA is cancelled at the baseband output, without additional penalty on power consumption, while the signal is in-phase and strengthened. The noise figure is therefore significantly improved versus prior arts. A demo 5-GHz receiver employing the proposed architecture is designed and implemented in a 65-nm low power CMOS process. Measured result shows a noise figure of 1.8 dB at 5 GHz band, while consuming only 95 mW of power from a 1.2 V supply.</description><identifier>EISSN: 2375-0995</identifier><identifier>EISBN: 1467386510</identifier><identifier>EISBN: 9781467386517</identifier><identifier>DOI: 10.1109/RFIC.2016.7508256</identifier><language>eng</language><publisher>IEEE</publisher><subject>Architecture ; Arts ; Cancellation ; CMOS ; CMOS integrated circuits ; current-mode ; inductor-noise cancelling ; Inductors ; Logic gates ; Noise ; Noise cancellation ; noise figure ; Noise levels ; Noise measurement ; Power consumption ; Receiver ; Receivers ; Wideband</subject><ispartof>2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), 2016, p.83-86</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/7508256$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,314,780,784,789,790,23930,23931,25140,27924,27925,54555,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/7508256$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Qin, Chuan</creatorcontrib><creatorcontrib>Zhang, Lei</creatorcontrib><creatorcontrib>Pan, Zhijian</creatorcontrib><creatorcontrib>Zhang, Li</creatorcontrib><creatorcontrib>Wang, Yan</creatorcontrib><creatorcontrib>Yu, Zhiping</creatorcontrib><title>A 5-GHz inductor-noise cancelling receiver with 1.8 dB noise figure in 65nm LP CMOS</title><title>2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)</title><addtitle>RFIC</addtitle><description>In this paper, a novel receiver architecture with inductor-noise cancellation technique is presented. The proposed receiver employs two separate down-conversion paths driven by I/Q LOs respectively, and the noise of on-chip gate inductor of common-source LNA is cancelled at the baseband output, without additional penalty on power consumption, while the signal is in-phase and strengthened. The noise figure is therefore significantly improved versus prior arts. A demo 5-GHz receiver employing the proposed architecture is designed and implemented in a 65-nm low power CMOS process. Measured result shows a noise figure of 1.8 dB at 5 GHz band, while consuming only 95 mW of power from a 1.2 V supply.</description><subject>Architecture</subject><subject>Arts</subject><subject>Cancellation</subject><subject>CMOS</subject><subject>CMOS integrated circuits</subject><subject>current-mode</subject><subject>inductor-noise cancelling</subject><subject>Inductors</subject><subject>Logic gates</subject><subject>Noise</subject><subject>Noise cancellation</subject><subject>noise figure</subject><subject>Noise levels</subject><subject>Noise measurement</subject><subject>Power consumption</subject><subject>Receiver</subject><subject>Receivers</subject><subject>Wideband</subject><issn>2375-0995</issn><isbn>1467386510</isbn><isbn>9781467386517</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2016</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotkMtOwzAURA0SEm3hAxAbL9kk-BE_siwRfUhFRRTWkeNcF6M2KXYCgq8nqF3NaHTm6moQuqEkpZTk9y-zZZEyQmWqBNFMyDM0pplUXEtByTkaMa5EQvJcXKJxjB-EEEVlPkKbKRbJfPGLfVP3tmtD0rQ-AramsbDb-WaLA1jwXxDwt-_eMU01rh_wkXJ-2wcYuliKZo9Xz7h4Wm-u0IUzuwjXJ52gt9nja7FIVuv5spiuEs-I7hLqtGHSSVE50MxVzFGiq0xl0tZ5JaioNBgYrBliYSuogKvaScJ4piyt-QTdHe8eQvvZQ-zKvY__X5sG2j6WVHMhJSVSD-jtEfUAUB6C35vwU5624n-T71uq</recordid><startdate>20160501</startdate><enddate>20160501</enddate><creator>Qin, Chuan</creator><creator>Zhang, Lei</creator><creator>Pan, Zhijian</creator><creator>Zhang, Li</creator><creator>Wang, Yan</creator><creator>Yu, Zhiping</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope></search><sort><creationdate>20160501</creationdate><title>A 5-GHz inductor-noise cancelling receiver with 1.8 dB noise figure in 65nm LP CMOS</title><author>Qin, Chuan ; Zhang, Lei ; Pan, Zhijian ; Zhang, Li ; Wang, Yan ; Yu, Zhiping</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i208t-1f8a26f65bfe82fb2f108b4746cd9b515b8eaed9ba08b5cbebe37df602347c1d3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2016</creationdate><topic>Architecture</topic><topic>Arts</topic><topic>Cancellation</topic><topic>CMOS</topic><topic>CMOS integrated circuits</topic><topic>current-mode</topic><topic>inductor-noise cancelling</topic><topic>Inductors</topic><topic>Logic gates</topic><topic>Noise</topic><topic>Noise cancellation</topic><topic>noise figure</topic><topic>Noise levels</topic><topic>Noise measurement</topic><topic>Power consumption</topic><topic>Receiver</topic><topic>Receivers</topic><topic>Wideband</topic><toplevel>online_resources</toplevel><creatorcontrib>Qin, Chuan</creatorcontrib><creatorcontrib>Zhang, Lei</creatorcontrib><creatorcontrib>Pan, Zhijian</creatorcontrib><creatorcontrib>Zhang, Li</creatorcontrib><creatorcontrib>Wang, Yan</creatorcontrib><creatorcontrib>Yu, Zhiping</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE/IET Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Qin, Chuan</au><au>Zhang, Lei</au><au>Pan, Zhijian</au><au>Zhang, Li</au><au>Wang, Yan</au><au>Yu, Zhiping</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A 5-GHz inductor-noise cancelling receiver with 1.8 dB noise figure in 65nm LP CMOS</atitle><btitle>2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)</btitle><stitle>RFIC</stitle><date>2016-05-01</date><risdate>2016</risdate><spage>83</spage><epage>86</epage><pages>83-86</pages><eissn>2375-0995</eissn><eisbn>1467386510</eisbn><eisbn>9781467386517</eisbn><abstract>In this paper, a novel receiver architecture with inductor-noise cancellation technique is presented. The proposed receiver employs two separate down-conversion paths driven by I/Q LOs respectively, and the noise of on-chip gate inductor of common-source LNA is cancelled at the baseband output, without additional penalty on power consumption, while the signal is in-phase and strengthened. The noise figure is therefore significantly improved versus prior arts. A demo 5-GHz receiver employing the proposed architecture is designed and implemented in a 65-nm low power CMOS process. Measured result shows a noise figure of 1.8 dB at 5 GHz band, while consuming only 95 mW of power from a 1.2 V supply.</abstract><pub>IEEE</pub><doi>10.1109/RFIC.2016.7508256</doi><tpages>4</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | EISSN: 2375-0995 |
| ispartof | 2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), 2016, p.83-86 |
| issn | 2375-0995 |
| language | eng |
| recordid | cdi_ieee_primary_7508256 |
| source | IEEE Xplore All Conference Series |
| subjects | Architecture Arts Cancellation CMOS CMOS integrated circuits current-mode inductor-noise cancelling Inductors Logic gates Noise Noise cancellation noise figure Noise levels Noise measurement Power consumption Receiver Receivers Wideband |
| title | A 5-GHz inductor-noise cancelling receiver with 1.8 dB noise figure in 65nm LP CMOS |
| url | http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T02%3A39%3A27IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%205-GHz%20inductor-noise%20cancelling%20receiver%20with%201.8%20dB%20noise%20figure%20in%2065nm%20LP%20CMOS&rft.btitle=2016%20IEEE%20Radio%20Frequency%20Integrated%20Circuits%20Symposium%20(RFIC)&rft.au=Qin,%20Chuan&rft.date=2016-05-01&rft.spage=83&rft.epage=86&rft.pages=83-86&rft.eissn=2375-0995&rft_id=info:doi/10.1109/RFIC.2016.7508256&rft.eisbn=1467386510&rft.eisbn_list=9781467386517&rft_dat=%3Cproquest_CHZPO%3E1835661068%3C/proquest_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i208t-1f8a26f65bfe82fb2f108b4746cd9b515b8eaed9ba08b5cbebe37df602347c1d3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=1835661068&rft_id=info:pmid/&rft_ieee_id=7508256&rfr_iscdi=true |