Optimal clocking and enhanced testability for high-performance self-resetting domino pipelines

We describe a method to clock the domino pipeline at the maximum rate by using soft synchronizers between pipeline stages and thus allowing "time borrowing" i.e., allowing input signals to arrive at a pipe stage after the clock tick. We show a robust way of placing "roadblocks" (...

Full description

Saved in:
Bibliographic Details
Main Authors: Dooply, A.E., Yun, K.Y.
Format: Conference Proceeding
Language:English
Subjects:
Automatic testing
Circuit faults
Circuit testing
Clocks
Latches
Pipelines
Registers
Robustness
Synchronization
Timing
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:We describe a method to clock the domino pipeline at the maximum rate by using soft synchronizers between pipeline stages and thus allowing "time borrowing" i.e., allowing input signals to arrive at a pipe stage after the clock tick. We show a robust way of placing "roadblocks" (equivalent to slave latches) in each pipe stage to maintain the optimal clock rate. As explicit latches are not required at the pipe stage boundaries, the latch overhead is eliminated. We use the self-resetting scheme to circumvent often performance-limiting precharge timing requirements. We also address several issues regarding the testability of self-resetting domino circuits including scan register design and multiple stuck fault testing.
ISSN:1522-869X
2332-5801
DOI:10.1109/ARVLSI.1999.756049